# **CIS 2400 Fall 2022: Final Exam (CONVERTED TO RISC-V)**

Dec 15, 2022

Penn ID :	
Last Name:	
First Name:	

## Exam Details & Instructions:

- There are 7 questions (and a short bonus 8<sup>th</sup> question) worth a total of 100 points.
- You have 120 minutes to complete this exam

Sign Here:

- You will be provided with two pages containing references sheets. Do not put any answers on these pages, they will not be graded.
- The exam is closed book. This includes textbooks, phones, laptops, wearable devices, other electronics, and any notes outside of what is mentioned below.
- You are allowed two 8.5 x 11 inch sheets of paper (double sided) for notes.
- Any electronic or noise-making devices you do have should be turned off and put away.
- Remove all hats, headphones, and watches.

### Advice:

- Remember that there are 7 questions (and a short bonus 8<sup>th</sup> question). Please budget your time so you can get to every question.
- Do not be alarmed if there seems to be more space than needed for an answer, we try to include a lot of space just in case it is needed.
- Try to relax and take a deep breath. Remember that we also want you to learn from this.

Please put your initials at the top of each page in case the pages become separated.

If you need extra space, the back of the last page of this exam is blank for you as scratch space and to write answers. If you use it, please clearly indicate on that page and under the corresponding question prompt that you are using the extra page to answer that question. Please also write your full name and PennID at the top of the sheet.

## Question 1 {15 pts}

Your job is to design a circuit that will take as input a 3-bit value representing an unsigned integer and produces the output 1 if and only if the value is 3 or 5. For example, if I = 101 then the circuit should output 1. In your diagram  $I_2$ ,  $I_1$  and  $I_0$  should indicate the 3 bits of the input where  $I_2$  is the MSB and  $I_0$  is the LSB. Remember that we cannot grade what we cannot read so please make your diagrams as neat and clear as possible.

**Part 1 {7 pts}:** Design a proper <u>CMOS</u> circuit which takes in all 3 bits of the input I and produces the output bit. You can assume that you also have access to negated versions of all of the input bits. Your solution must be a single CMOS circuit consisting of complementary pull-up and pull-down transistor networks. It should not involve cascading multiple CMOS circuits. Please label the inputs and outputs of your circuit clearly on your schematic.

Part 2 {8 pts}: Design a gate level circuit that takes in the 3-bit input I and produces the correct output. In addition to producing the correct output, <u>your solution should only use inverters and 2-input gates.</u>

<u>Your solution should also minimize the number of gates used to make the circuit</u>. These include: NOT (inverter), AND, OR, XOR, NAND, NOR, XNOR.

You may use a single type of gate more than once, but to get full credit the total number of used gates (including inverters) must be at most 3. Partial credit will be given for correct solutions that use 4 gates, less partial credit for 5 gates, even less partial credit for 6 gates and no credit for anything that uses 7 or more gates. Note that using a PLA will not work for this question.

Please label the inputs and outputs of your circuit clearly on your schematic.

## Question 2 {15 pts}

Your job is to write a RISC-V assembly subroutine that checks to see if an array is sorted. The subroutine should take as inputs:

- a0: an address to the start of an array of integers in memory
- a1: The length of that array 'n'.

Your subroutine should check the array specified to see if it is sorted, storing 1 in a0 if it is sorted, and 0 in a0 if it is not sorted. The array is sorted if each element after the first element is greater than or equal to the previous element in the array. For example: [-12, 2, 5, 5, 7] is sorted but [3, 4, 3, 4, 5] is not sorted.

We have provided the assembler directives, some labels and some comments to start the program. Your program should execute a RET pseudo-instruction when it is finished.

Additionally, you should also note that:

- Since this is a subroutine, you can NOT modify RA, FP or SP in your program
- The data stored in the array that a0 points should not be modified
- The inputs in a0, and a1 have been set for you, you do not need to set the input values in your program
- a0 contains a valid address to an array in data memory
- a1 can be assumed to be at least 2
- a0 is where the result should be stored for this subroutine
- You are free to modify any of the registers that aren't RA, FP or SP.
- You are free to add additional labels and comments as needed

The rest of this page can be used as work space to write pseudo code or whatever you like. Your answer should be written on the next page.

.text

.p2align 2

SORTED:

# start writing code here

END: # end of program

RET

## Question 3 {5 pts}:

The RISC-V architecture is designed to be small with only a few supported operations. While we can do a lot with the instructions provided, there can be desires to add new instructions to the language.

Adding new instructions to the RISC-V single cycle processor requires changing the hardware to some extent (at minimum in the decoder so that it can decode new instructions). Adding more transistors and logical units to our single-cycle processor design would have costs. One of these costs is that if we ran the same assembly code on our updated single-cycle processor and on the version before the change, the updated processor would either run the program with the same speed or slower.

Please explain why adding new instructions could make our processor slower. We are looking for a specific concept/idea though it doesn't have to be named directly. Please use 4 sentences at maximum to write your answer.

## Question 4 {10 pts} (This one is probably easier in RISC-V than it was in LC4)

Consider the Single Cycle RISC-V instruction set that we walked through in class. Suppose we wanted to add a new instruction called INCR that incremented the value of a register by 1.

Mnemonic: INCR Rd Semantics: Rd = Rd + 1

Encoding: 0000 0000 0001 dddd d000 dddd d001 0011

The usual rules for updating the PC apply.

Indicate how each of the following control signals should be set to execute this instruction. If a control signal doesn't matter for this instruction, you must instead write an X.

#### **Answer:**

Control Singal Name	Value
PCMux.CTL	
regFile.WE	
regInputMux.CTL	
DATA.WE	
PCAddMux.CTL	
ALUInputMux.CTL	
ALU.CTL	

## Question 5 {22 pts}

Answer the following questions about the following assembly. This code was generated based off a C function that takes in a single parameter **arg** and returns an integer.

```
.text
       .p2align 2
       .globl mystery(int)
mystery(int):
              sp, sp, -32
       addi
              ra, 28(sp)
       SW
              fp, 24(sp)
       SW
       addi
              fp, sp, 32
              a0, -16(fp)
       SW
       lw
              a0, -16(fp)
              a0, .LBB0 2
       bnez
       j
              .LBB0 1
.LBB0 1:
       li
              a0, 0
       SW
              a0, -12(fp)
       j
              .LBB0 3
.LBB0 2:
       lw
              a0, -16(fp)
              a1, a0, 1
       andi
              a1, -20 (fp)
                             THIS LINE <-----
       SW
              a0, a0, 1
       srai
              mystery(int)
       call
              a1, a0
       mν
              a0, -20(fp)
       lw
                             THIS LINE <-----
              a0, a0, a1
       add
              a0, -12(fp)
       SW
       j
              .LBB0 3
.LBB0 3:
       lw
              a0, -12(fp)
       lw
              ra, 28(sp)
       lw
              fp, 24(sp)
              sp, sp, 32
       addi
       ret
```

•					•	is the value aded/stored?	_	
rts belo	w. Multip	le blank lir	es have been	n given in so	_	e skeleton. F and it is poss		
			the correct a		. ,			
<del>L</del>								
nt	mys	tery	(unsi	gnea	ınt	arg)	{	
.nt 	mys	tery ———	(unsı	.gnea 	int 	arg) 	{	-
.nt 	mys	tery 	(unsı 	.gnea 	1nt 	arg) 	{ 	-
_nt   	mys	tery 	(unsı	.gnea 	1nt 	arg) 	{ 	- - -
_nt   	mys	tery	(uns1	.gnea 	int	arg)	{	- - -
	mys	tery	(unsi	.gnea	int	arg)	{ 	- - -
	mys	tery	(unsi	.gnea	1nt 	arg)	{ 	- - -
    	mys	tery	(unsi	.gnea	int	arg)	{ 	- - - -
	mys	tery	(unsi	gnea	int	arg)	{ 	- - -

return

Part 1 {5 pts}: (This one is probably harder in RISC-V than it was in LC4)

There were two lines of comments saying # THIS LINE <-----

Those two comments are on the same line as some RISC-V Instructions. What are the purpose of

Part 3 {2 pts}: At a high-level, what does this function appear to be doing? Please justify your answer in 4 or fewer sentences.

### Question 6 {20 pts}

## Complete the following function:

```
// Creates a copy of the array `arr` but all instances
// of `x` are removed. The new array should be dynamically
// allocated and returned through `output`.
//
// Arguments:
// - arr: the input array, whose contents should not be //
modified. You can assume this pointer is valid. // - len: the
length of the input array. You can assume
          len is >= 1.
// - x: The value that we are filtering on. There should be //
no elements with the value `x` in the output array.
// - output: an output parameter to "return" the resulting //
array. You can assume this pointer is valid.
// Return Value:
// - The length of the newly allocated array
// - Negative one (-1) on error
int filter(int * arr, int len, int x, int** output) {
```

## Question 7 {12 pts }

Consider the following two C functions that perform the same task:

```
int factorial_iter(int n) {
  int res = 1;
  int i;
  for (i = 2; i <= n; i++) {
    res = res * i;
  }
  return res;
}

int factorial_recursive(int n) {
  if (n <= 1) {
    return 1;
  }
  return n * factorial_recursive(n - 1);
}</pre>
```

When both functions are compiled, each function ends up being around 30 instructions if you include the prologue and the epilogue. Despite this, one of these is slower to execute for larger inputs than the other.

Consider the case where a user wants to calculate 10 factorial, which implementation would execute faster? That is, which one would complete the task in the shortest amount of time. <u>Please</u> justify your answer in 4 or fewer sentences.

Note: You do not need to calculate an exact number of instructions that are executed by each implementation to get full credit.

## **Question 8 {1 pt; all exam submissions receive this point}**

Put anything you'd like the course staff to see here. This can be nothing, a piece of art, a message to members of the staff, anything you like! If you can't come up with anything, then a suggestion would be to write down your favorite aspect(s)/topic(s) of the course.