

Simplification & Combinational Logic

Introduction to Computer Systems, Fall 2024

Instructors: Joel Ramirez Travis McGaha

Head TAs: Adam Gorka Daniel Gearhardt
Ash Fujiyama Emily Shen

TAs:

Ahmed Abdellah

Ethan Weisberg

Maya Huizar

Angie Cao

Garrett O'Malley Kirsch

Meghana Vasireddy

August Fu

Hassan Rizwan

Perrie Quek

Caroline Begg

Iain Li

Sidharth Roy

Cathy Cao

Jerry Wang

Sydney-Shea Cohen

Claire Lu

Juan Lopez

Vivi Li

Eric Sungwon Lee

Keith Mathe

Yousef AlRabiah



pollev.com/tqm

❖ How are you? Any Questions from last lecture?

Upcoming Due Dates

- ❖ HW03 (RPN):
 - Due Friday
- ❖ HW04 will release on Friday, will be due before Fall break.
 - **THIS IS A WRITTEN HW, AT MAX 72 HOURS LATE**
 - It should be pretty short.
 - We want to give you some practice on hardware that we are sure we can get graded and back to you before the midterm.
 - Will try to get HW05 back to you before midterm as well, but aren't certain about it.
- ❖ Lecture check-in posted soon (tonight or tomorrow)

Lecture Outline

- ❖ **PLAs & Simplification**
- ❖ Incrementor
- ❖ Adder & Subtractor
- ❖ Mux
- ❖ Multiplier & Others

PLA's

- ❖ What if we only had a truth table to create a gate circuit?
- ❖ PLA: **P**rogrammable **L**ogic **A**rray
 - A device where we can configure AND, OR and NOT gates to implement a function


A	B	C	OUT
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



GATES

Implementing a PLA From a Truth Table

- ❖ NOT, AND, OR can implement any truth table function





IN a PLA, this structure is always followed

Notice, 5 rows that cause a "1" in the output...5 AND gates
 Notice, 1 output, only 1 OR gate
 Notice, negations always happen before the AND gates

Why This Format?

- ❖ PLA's are already manufactured chips that you can buy and then “program” to behave how you like




By Iliia Kr. - Own work. Created using Inkscape, CC BY-SA 3.0, <https://commons.wikimedia.org/w/index.php?curid=22305322>

PLA to Boolean expression

pollev.com/tqm

- ❖ Given this PLA, we can convert it to a Boolean expression
 - $(\sim A \& \sim B \& C) \mid (\sim A \& B \& C) \mid (A \& \sim B \& C) \mid (A \& B \& \sim C) \mid (A \& B \& C)$
 - **$(C \& ((\sim A \& \sim B) \mid (\sim A \& B) \mid (\sim A \& B) \mid (A \& B))) \mid (A \& B \& \sim C)$**
 - // distributive property
 - // TODO: Simplify the rest, what do you get?



PLA to Boolean expression

- ❖ Given this PLA, we can convert it to a Boolean expression
 - $(\sim A \ \& \ \sim B \ \& \ C) \mid (\sim A \ \& \ B \ \& \ C) \mid (A \ \& \ \sim B \ \& \ C) \mid (A \ \& \ B \ \& \ \sim C) \mid (A \ \& \ B \ \& \ C)$
 - **$(C \ \& \ ((\sim A \ \& \ \sim B) \mid (\sim A \ \& \ B) \mid (\sim A \ \& \ B) \mid (A \ \& \ B))) \mid (A \ \& \ B \ \& \ \sim C)$**
 - // distributive property
 - $(C \ \& \ \mathbf{1}) \mid (A \ \& \ B \ \& \ \sim C)$
 - // a lot of identity properties that were omitted for space
 - $C \mid (A \ \& \ B \ \& \ \sim C)$ // Identity
 - $(C \mid A) \ \& \ (C \mid B) \ \& \ (C \mid \sim C)$ // Distributive
 - $(C \mid A) \ \& \ (C \mid B) \ \& \ 1$ // Identity
 - $(C \mid A) \ \& \ (C \mid B)$ // identity
 - $C \mid (A \ \& \ B)$ // distributive


PLAs Pros & Cons

- ❖ A PLA can be used to implement ANY logical function
 - Provides you with an incredibly easy tool to use
 - If you can generate a truth table to model desired behavior
 - PLA gives you a way generate the gate level implementation
 - *However, PLAs don't give the most efficient solution*
 - *In terms of "run-time" and transistor cost*

Logic Function
 $F = (A \text{ AND } B) \text{ OR } C$

Truth Table

A	B	C	OUT
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




Lecture Outline

- ❖ PLAs & Simplification
- ❖ **Incrementor**
- ❖ Adder & Subtractor
- ❖ Mux
- ❖ Multiplier & Others

Combinational Logic

- ❖ Boolean functions where the output is a pure function of the inputs
 - There is no “memory” or “stored state”
- ❖ So far, we have basic logic gates from last lecture:




- ❖ We can build more complex "gates" that we can use as building blocks for a processor
- ❖ This Lecture: start implementing binary arithmetic >:]

Aside: XOR Gate

- ❖ Performs the XOR operation


A	B	OUT
0	0	0
0	1	1
1	0	1
1	1	0



Creating an Incrementor

- ❖ Let's create a 16-bit incrementor!
 - Input: **A** (as a 16 bit 2C integer)
 - Output: **S** = A + 1 (as a 16-bit 2C integer)
 - Ignore the overflow case for now

$$\begin{array}{r}
 0000000011001011 \\
 +0000000000000001 \\
 \hline
 0000000011001100
 \end{array}$$




- ❖ Theoretical Approach:
 - Use a PLA-like technique to implement the circuit
 - Problem: 2^{16} or 65536 different inputs, 16-bit output
 - This is impractical

One Bit Incrementor "PLA"

- ❖ Implementing a single-column of an incrementor


$$\begin{array}{r}
 0000000011001011 \\
 +0000000000000001 \\
 \hline
 0000000011001100
 \end{array}$$

(Ignore LSB for now)



- Inputs: A_n , \underline{C}_{in}
- Outputs: S_n , \underline{C}_{out}

A_n	C_{in}	S_n	C_{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Poll Everywhere

pollev.com/tqm

❖ Which of the follow is an equivalent expression for S_n ?

A. $(A_n \& \sim C_{in}) \& (\sim A_n \& C_{in})$

B. $(A_n \mid \sim C_{in}) \& (\sim A_n \mid C_{in})$

C. $\sim(C_{in} \wedge A_n)$

D. $A_n \wedge C_{in}$

E. I'm not sure

^ is XOR

A_n	C_{in}	S_n
0	0	0
0	1	1
1	0	1
1	1	0

 **Poll Everywhere**pollev.com/tqm

❖ Which of the follow is an equivalent expression for S_n ?

A. $(A_n \& \sim C_{in}) \& (\sim A_n \& C_{in})$

B. $(A_n \mid \sim C_{in}) \& (\sim A_n \mid C_{in})$

C. $\sim(C_{in} \wedge A_n)$

D. $A_n \wedge C_{in}$


\wedge is XOR

E. I'm not sure

A_n	C_{in}	S_n
0	0	0
0	1	1
1	0	1
1	1	0



One Bit Incrementor Alternative

- ❖ Can implement with an XOR gate instead



N-bit Incrementor

- ❖ We can chain the 1-bit Incrementors together
 - Carry-out for bit N , is Carry-in for bit $N+1$
- ❖ 4-bit Incrementor example:




4-bit incrementor
"implemented" using 4
1-bit half-adders

Can easily scale to 16-bits

...but how do we
start off the least-significant bit?

N-bit incrementor LSB

- ❖ How do we handle the Least significant bit?




REMEMBER: This is all made of logic gates

Lecture Outline

- ❖ PLAs & Simplification
- ❖ Incrementor
- ❖ **Adder & Subtractor**
- ❖ Mux
- ❖ Multiplier & Others


Adder

- ❖ Similar to incrementor, but doesn't quite work:
 - Incrementor only had to add 2 bits



$$\begin{array}{r} 1 \longrightarrow A \\ + 1 \longrightarrow B \\ \hline \text{C}_{out} \longrightarrow (1)0 \longrightarrow \text{Sum} \end{array}$$


- Works for the LSB, since there is no “carry in” for the LSB
- Bits other than the LSB may need to add two bits + carry in




$$\begin{array}{r} \text{C}_{in} \longrightarrow 1 \\ A \longrightarrow 1\ 1 \\ B \longrightarrow 1\ 1 \\ + \\ \hline \text{C}_{out} \longrightarrow (1)10 \longrightarrow \text{Sum} \end{array}$$

One-Bit Adder

- ❖ Like incrementor, we will build a 1-bit component first
- ❖ Start from a truth table
- ❖ Create a PLA from it





A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



*This is just two PLAs
fused on the common input*

N-Bit Adder



CarryOut: useful for detecting overflow

CarryIn: assumed to be zero if not present

Aside: Efficiency

❖ Full Disclosure:

- Our adder: Ripple-carry adder
- **No one really uses ripple-carry adders**
- Why? *way* too slow
- Latency proportional to n


❖ We can do better:

- Many ways to create adders with latency proportional to $\log_2(n)$
- In theory: constant latency (build a big PLA)
- In practice: too much hardware, too many high-degree gates
- “Constant factor” matters, too
- If you continue to CIS 471, you’ll encounter “carry look ahead adders”, more efficient architecture

Subtractor


- ❖ Build a subtractor from an adder
 - Calculate $A - B = A + -B$
 - Negate B
 - Recall $-B = \text{NOT}(B) + 1$

Approach #1



We "carry in" a 1
(no longer need incrementer)

Approach #2



Why is approach #2 better?

Can we combine this with the adder?

Lecture Outline



- ❖ PLAs & Simplification
- ❖ Incrementor
- ❖ Adder & Subtractor
- ❖ **Mux**
- ❖ Multiplier & Others

The Multiplexer


- ❖ Selector/Chooser of signals
- ❖ Shorthand: "Mux"

Note: selector bits map all "0" to the top input, and increment each input "down"

If you don't want to follow this ordering, label your MUX in the HW




Input "S" selects A or B to attach to "O" output
Acts like an "IF/ELSE" statement



The Multiplexor In General

- ❖ In General
 - N select bits chooses from 2^N inputs
 - An incredibly useful building block
- ❖ Multi-bit Muxes
 - Can switch an entire “bus” or group of signals
 - Switch n-bits with n muxes with the same select bits



Poll Everywhere

pollev.com/tqm

❖ What is the output of the following mux with selector bits 10


A. 10

B. 01

C. 00

D. 11

E. I'm not sure



Poll Everywhere

pollev.com/tqm

❖ What is the output of the following mux with selector bits 10


A. 10

B. 01


C. 00

D. 11


E. I'm not sure



Adder/Subtractor - Approach #1



Adder/Subtractor - Approach #2




Lecture Outline

- ❖ PLAs & Simplification
- ❖ Incrementor
- ❖ Adder & Subtractor
- ❖ Mux
- ❖ **Multiplier & Others**

Creating a Multiplier

- ❖ Combinational Multiplier using adders & muxes
 - Let's build a 4-bit multiplier that makes an 8-bit product
 - Recall: shifting is the same as multiplying by powers of 2
 - **Notation in this example: $B[0]$, means LSB bit of B**



A=	1101	13_{10}
B=	× 0101	5_{10}

	01101	
	00000	
	110100	
	+ 000000	65_{10}

	01000001	

Arithmetic Algos

- ❖ Multiplication:
 - More time efficient algos exist(Karatsuba and others)

- ❖ Divide/mod?
 - Much harder than multiplication
 - Most implementations are not combinational, but are sequential (more on sequential logic starting in 2 lectures)

- ❖ Bitwise ops (AND, OR, XOR, ...)
 - Easy

- ❖ Arbitrary left-right shift
 - Can be done with just muxes (try it if you want!)