RISC-V Instruction Overview Introduction to Computer Systems, Fall 2022

Instructors: Joel Ramirez Travis McGaha

Ash Fujiyama Emily Shen

Head TAs: Adam Gorka Daniel Gearhardt

TAs:

Eric Sungwon Lee Keith Mathe The Yousef AlRabiah

Ahmed Abdellah Ethan Weisberg Maya Huizar Angie Cao Garrett O'Malley Kirsch Meghana Vasireddy August Fu **Full Full Figure Hassan Rizwan** Perrie Quek Caroline Begg Tain Li Sidharth Roy Cathy Cao **Ierry Wang** Sydnie-Shea Cohen Claire Lu Juan Lopez Vivi Li

pollev.com/cis2400

* How are you? Any Questions?

Logistics

- * Yay the midterm is over!
	- Maybe was a bit longer than planned -- Duly noted.
	- Aiming to have grades out by Friday but no promises!!!!!!!!
- * The Last Written HW is due this Friday
	- Already know about the extension *hard* deadline
- * Mid Semester Survey Posted
	- Due this Saturday!
- \div Recitation; there will be two this week
	- Recitation 1: Wednesday 4 pm DRL 3C6
	- Recitation 2: Wednesday 7:30 pm Towne 100.
	- Most Attendance wins for rest of semester

Lecture Outline

- ^v What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- **◆ The Program Counter**
	- AUIPC
	- § JALR

What is an ISA?

- **◆ Instruction Set Architecture**
	- Interaction with Hardware must occur in a specific language
		- These are *ISA*'s
		- X86, Arm, and RISC-V are just a couple
	- ISA are composed of instructions that perform *'basic'* operations
		- Arithmetic
			- Add, Sub, Div, Mult,…
		- Memory
			- Load, Store,…
	- Complex vs Reduced
		- Complex means instructions can do more than one thing
		- Reduced means instructions only do one thing at a time
			- Requires more instructions to do the same thing as complex but more simple

Why Choose **RAPISC-V**

- ^v Berkeley Developed RISC-V in 2010
- ^v Unlike other Academic ISA's, made to *be used*
- Wanted to create a license free ISA
	- Royalty Free and Open Source!
	- § Heavily supported!

x86

- \div x86 began in 1978
	- § **CISC (Complex Instruction Set Computer)**
	- HUGE EMPHASIS ON BACKWARDS COMPATIBLE
		- 16 bit user-applications should work on the 32 bit ISA
		- 32 bit user-applications should work on the 64 bit ISA
	- § Processors break down instructions into smaller pieces before executing…
	- A lot of baggage from eternal support of all previous versions.
	- You can reverse engineer x86 and try to implement it on your own
		- More than likely will be sued because everything is patented; including how registers are set up, how memory is loaded, etc.
	- § Intel and AMD own most/all of the IP of x86.

arm

- * Idea started in 1981 by Acorn Computers
	- Wanted to compete with Intel and Apple

- Inspired by Berkeley's RISC lectures and publications
- When they saw Highschoolers design chip layouts they thought
	- "yeah, we could do this too".
	- "and make it even better?!"
- ARM became a joint venture with Apple in 1990.

arm

\div Big in the Smart-device space

- § Made it the most *used* ISA in the world
- § Apple uses ARM now!

\div Why use ARM?

- Anyone can use it! As long as you pay a license fee \odot
- § Can use the ISA itself and design your own chip (Apple)
- § Or, you can use ARMs ISA and Designs (Samsung)

Apple A4, Armv7, 2010 Apple "Designed", Made by Samsung Apple M1, Armv8.5-A, 2020 Apple *Designed*

Lecture Outline

- \div What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- **◆ The Program Counter**
	- AUIPC
	- § JALR

RISC-V Instruction: Register-Type

instruction destination, source1, source2 RISC-V

- \cdot instruction
	- what operation we'll do
- \div destination
	- Where the result will be stored
	- It is a register
- \div source1 and source2
	- \blacksquare what the arguments/operands of the instruction are
	- Both registers

There are 6 type of instruction formats, this slide is the R-type

RISC-V Instruction Immediate-Type

instruction destination, source1, immediate RISC-V

instruction destination, immediate(source1) RISC-V

- \div instruction
	- what operation we'll do
- \bullet destination
	- \blacksquare Where the result will be stored
	- Register
- ^v Source1 & Immediate
	- what the arguments/operands of the instruction are
	- Source1 is a register
	- § Immediate is a constant fixed value

There are 6 type of instruction formats, this slide is the I-type

we'll see the semantic difference between these two uses as we go on

Your First RISC-V Instructions

addi rd, rs1, imm12

- Used to add together *rs1* and an *imm12 (12 bit immediate)*
- Value is stored in *rd*
- *I-Type Format (Immediate Format)*

add rd, rs1, rs2

- Used to add together *two registers, rs1 and rs2*
- Value is stored in **rd**
- *R-Type Format (Register Format)*

In general, each r-type has a corresponding i-type except for some instructions $(e.g.$ there is NO subi)

C doesn't translate into assembly this way; this is just a comparison for learning

RISC-V and her many Registers

- \cdot We don't operate on **variables**, we operate on registers.
	- We have 32 of these: $(x0, x1, x2 ... x31)$
	- Each Register is 32 bits!
	- Some registers are saved for specific purposes
		- E.g. (*x0 is the zero register*, x2 is the Stack Pointer Register,..)
		- We'll get more into this on Thursday

We'll assume a and b are assigned to temporary registers x5, x6 respectively

Now, you're seeing two legitimate RISC-V instructions

<u>AD Poll Everywhere</u>

pollev.com/cis2400

- ^v Variables **a**, **b**, **c**, **d**, and **e** are assigned to registers x5, x6, x7, x10, x11 respectively
- ↓ How many RISC-V instructions are necessary to implement the following C code

RID Poll Everywhere

pollev.com/cis2400

- ^v Variables **a**, **b**, **c**, **d**, and **e** are assigned to registers x5, x6, x7, x10, x11 respectively
- ↓ How many RISC-V instructions are necessary to implement the following C code

 $e = (a + b + c + d)$; Ccode

A) 1

B) 2

D) 4

AD Poll Everywhere

pollev.com/cis2400

- ^v Variables **a**, **b**, **c**, **d**, and **e** are assigned to registers x5, x6, x7, x10, x11 respectively
- ↓ How many RISC-V instructions are necessary to implement the following C code

 $d = (a + b + c + d)$; Ccode $e = d$;

A) 1

B) 2

C) 3

D) 4

AD Poll Everywhere

pollev.com/cis2400

- ^v Variables **a**, **b**, **c**, **d**, and **e** are assigned to registers x5, x6, x7, x10, x11 respectively
- ↓ How many RISC-V instructions are necessary to implement the following C code

A) 1

D) 4

We can use the exact same assembly!

E) I don't know

We could even use x11 to be both **d** and **e**

 $\sum_{i=1}^{n}$

RISC-V: No Copy/Move Instruction?

What if you wanted to make it follow the code *more closely?*

There is no 'copy' or 'move' instructions; we use other instructions to our advantage!

addi rd, rs1, 0 is move/copy!

addi x11, x10, 0 \\e = d + 0

**Although we only removed one instruction, this demonstrates a core principle of *optimization*:

reducing the number of instructions to improve efficiency**

Lecture Outline

- \div What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- **◆ The Program Counter**
	- AUIPC
	- § JALR

RISC-V Memory Operations

- ^v We're limited to 32 registers (and some are *always* in use)
	- So we need to store variables and other stuff in memory
- All values stored in memory (Stack, Heap, Etc.) must be put on register before used in operations
	- WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION
	- WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION
	- § WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION
	- WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION
	- WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION
	- WE CAN NOT USE A VALUE IN MEMORY IN AN OPERATION

RISC-V Memory Operations

- * Values must be read/loaded from memory into registers before use.
- \cdot The instruction add rd, rs1, rs2 only adds the values already in the registers.
- ↓ If rs2 holds the address of an integer, the value must be loaded into a register before performing the addition.

RISC-V Quick Vocab

Vocabulary: *Word*

- A 'word' in RISC-V is 32 Bits
- Size of Registers is 32 Bits.
- So each register can hold a word of memory

RISC-V Memory: Load

- lw dest, imm12(sr1) //load word
- ^v dest
	- destination register

this loads a word amount of memory (32 bits) from memory location $sr1 + imm12$

- \cdot sr1:
	- \blacksquare address in memory (called the base register)
- \div imm12:
	- \blacksquare 12 bit immediate value that is the offset from $\mathsf{S}r1$

lw $x5$, $40(x6)$ //x5 = *(x6 + 40) RISC-V

There are 6 type of instruction formats, this instruction uses the I-type

RISC-V Load Word

int $x = arr[1]$; Ccode

arr is an array of ints

Assumptions: x will be stored in x5, array's address is in x6

 lw $x5$, 4($x6$) RISC-V

This is the same thing as:

int $x = *(arr + 1)$; Ccode

Reminder: Pointer arithmetic works in increments based on the size of the type the pointer points to.

If arr is an array of integers, then arr + 1 moves the pointer by the size of one integer (4 bytes, in this case).

RISC-V Load Half Word

short $x = arr[1]$; Ccode arr is an array of shorts

Assumptions: x will be stored in x5, array's address is in x6

 $1h$ $x5$, $2(x6)$ RISC-V

This is the same thing as: \int short $x = * (arr + 1)$; Ccode

What about unsigned 2-byte types? *They get a special instruction.*

unsigned short $x = arr[1]$; Ccode

 $1hu$ $x5$, $2(x6)$ RISC-V

RISC-V Load Half Word

short $x = arr[1]$; Ccode arr is an array of shorts

Assumptions: x will be stored in x5, array's address is in x6

 $1h$ $x5$, $2(x6)$ RISC-V

This is the same thing as: \int short $x = * (arr + 1)$; Ccode

What about unsigned 2-byte types? *They get a special instruction.*

unsigned short $x = arr[1]$; Ccode

lhu $x5$, $2(x6)$ RISC-V

lh *sign extends* to the entire register width lhu *zero extends* to the entire register width

load half-word unsigned

There is a load byte/load byte unsigned too!

Why?

RISC-V Store

sw rs2, imm12(rs1) //store word

 \div rs2

- source register that contains what we'll store
- \div rs1:
	- source register that contains base address in memory
- \div imm12:
	- 12 bit immediate value that is the offset from rs1

sw $x5$, $40(x6)$ //*($x6 + 40$) = $x5$ RISC-V

```
We also have store half-word(sh), and store byte(sb)
NO UNSIGNED VERSIONS
```
There are 6 type of instruction formats, this instruction uses the S-type

Practice: Translate this to RISC-V

………… RISC-V

x28, x29, x30, x31 are available for any temp values

Practice: Translate this to RISC-V

```
int x = arr[1] + arr[2];
int y = x + x;arr[3] = y;unsigned int z = arr[0];
                            C code
```

$$
1w x28, 4(x5) // load arr[1] RISC-V\n1w x29, 8(x5) // load arr[2]\nadd x6, x28, x29 // x = ...\nadd x7, x6, x6 // y = ...\nsw x7, 12(x5) // * (x5 + 12) = x7\n1w x10, 0(x5)
$$

x28, x29, x30, x31 are available for any temp values

rd rs1 **rs2**

RISC-V "Cheat Sheet"

- ◆ Contains every RISC-V instruction, its behavior, and other information we will discuss later
	- On the website under "references"
	- § HIGHLY recommend you print a copy
	- Will be provided on exams if needed

RISC-V RV32IM ISA Reference Sheet v1.4

All Arithmetic Instructions in RISC-V

Register Type

Immediate Type

Note: remember how sub didn't have an immediate version?

That's because addi does sign extension! So we can add negative values...

As we talk about how these instructions are turned into machine code It will make more sense!

Lecture Outline

- \div What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- **◆ The Program Counter**
	- AUIPC
	- § JALR

Instruction Encodings

- \cdot Instructions are stored in memory over the lifetime of the program
- \div All Instructions are the 'same length', 32 bits
- \div These 32 bits can be read to:
	- Identify the instruction
	- **I** Identify the registers used in that instruction
	- Identify any integer constants used in that instruction

R-Type instructions use this encoding format! The others are also very similar!

Encoding Example: Op-codes

- \cdot Many instructions are grouped into categories.
	- Arithmetic Instructions, Logical Instructions, Shift instructions...
- \cdot This group can be identified by the first 7-bits of the instructions called the **op-code**
	- The op-code denotes the format of the instruction and operation
	- Further information is stored in *funct3 and funct7*
- \div Example:
- \cdot The op-code is the first seven bits "0110011" which is 51

Encoding Example: Op-code, Funct3, Funct7

- 0110011
- Represents Register-Type Instruction and Arithmetic Group

funct3 and funct7

• all zeros

	instruction	fmt	opcode fun3		fun7
lui	rd, imm20	U	0x37		
auipc	rd.imm20	U	0x17		
addi	rd rs1, imm12	T	0x13	000	
slti	rd rs1, imm12	T	0x13	010	
sltiu	rd rs1, imm12	T	0x13	011	
xori	rd rs1, imm12	T	0x13	100	
ori	rd rs1, imm12		0x13	110	
andi	rd rs1, imm12	T	0x13	111	
slli	rd rs1, imm12	T	0x13	001	0x0
srli	rd rs1, imm12	T	0x13	101	0x0
srai	rd rs1, imm12	T	0x13	101	0x20
ladd	rd rs1 rs2	R	0x33	000	0x0

this is the add instruction

Encoding Example: Op-code, Funct3, Funct7

Register Sources and Destination

- Each are 5 bits
- We only have 32 registers, so we only need 5 bits
- 0b00000 0b11111 is 32 possible values
- Yes, interpreted as unsigned. No need for 'negative' registers…

pollev.com/cis2400

Which registers are rs1 and rs2 respectively?

- A) x19, x20
- B) x0, x10

C) x20, x21

D) x21, x20

pollev.com/cis2400

B) x0, x10

0b10100 is 16 + 4 = 20 $0b10101$ is $16 + 4 + 1 = 21$

D) x21, x20

C) x20, x21

Encoding Example: Op-code, Funct3, Funct7

So, this machine code represents:

add x9, x20, x21 RISC-V

Encoding Example: Immediate-Type (I-Type)

So, this machine code represents:

 lw $x9$, $4(x20)$ RISC-V

Decoding Example: Immediate-Type (I-Type)

42

Decoding Example: Immediate-Type (I-Type)

000000000010010101000010101001000011

 $1h$ $x9$, $4(x20)$ RISC-V

Load Half Word

0000000000100101010000000100100001111

 $1b \times 9$, $4(x20)$ RISC-V

Load Byte

pollev.com/cis2400

* What instruction does this 32-bit value represent?

D) sub

pollev.com/cis2400

* What instruction does this 32-bit value represent?

Lecture Outline

- \div What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- **◆ The Program Counter**
	- AUIPC
	- § JALR

- \triangleleft An instruction fits in 1 word (32 bits)
- These instructions are stored in memory and accessed sequentially
	- When we trace through the code, we are just accessing the next location in memory Index # *(Address)* Information *(Data)*

28 0x00000013

- \div An instruction fits in 1 word (32 bits)
- \cdot These instructions are stored in memory and accessed sequentially
	- When we trace through the code, we are just accessing the next location in memory Index # Information

48

- \div An instruction fits in 1 word (32 bits)
- \cdot These instructions are stored in memory and accessed sequentially
	- When we trace through the code, we are just accessing the next location in memory Index # Information

- \div An instruction fits in 1 word (32 bits)
- \cdot These instructions are stored in memory and accessed sequentially
	- When we trace through the code, we are just accessing the next location in memory Index # Information

50

Lecture Outline

- \div What is an ISA
	- Why RISC-V?
	- X86 & ARM
- ^v RISC-V
	- R- and I-Type Instructions
	- Memory Operations
- ^v Machine Code
	- RISC-V Encoding
	- In Memory
- ^v The Program Counter
	- AUIPC
	- § JALR

Program Counter

- **Example 2 Figure 1 Figure 10 Fi** track of the address of the current instruction executing
- * Implicitly, every instruction we have covered so far also increments the PC
	- ADD doesn't just perform addition, but also moves on to the next instruction to execute (the instruction after it) implicitlty
	- **E** Here, you can imagine we're doing $PC + 4$, as each instruction is 4 bytes, so the next instruction is 4 bytes away.

auipc rd, imm20 Accessing the Program Counter

 \cdot rd

- register that contains the result
- \div imm20:
	- § 20 bit immediate

$$
rd = pc + (imm20 << 12)
$$

aupic t0, θ //t0 will hold pc + 0 RISC-V

There are 6 type of instruction formats, this instruction uses the U-type

jalr rd, imm12(rs1) Changing the Program Counter

- * "Jump and Link Register"
- \cdot rd
	- register that contains pc + 4 (i.e. the instruction after *this one)*
- \div imm12:
	- 12 bit immediate
- \cdot rs1:
	- Base address

```
//`link` part
rd = pc+4;//clears the LSB
pc = (rs1+se(imm12)) & ~\sim 0 \times 1
```
jalr x0, 0(t0) RISC-V

This means the next instruction to be executed will be the one located at the address stored in t0.

There are 6 type of instruction formats, this instruction uses the I-type

Disclaimer: the real intricacies of the PC are hidden, purely education example

Disclaimer: the real intricacies of the PC are hidden, purely education example

Disclaimer: the real intricacies of the PC are hidden, purely education example

This will try to set register x0 to the value 0x00000014 (because that's where the 'next' instruction is after 0x10)

x0 never changes, writing to it does nothing (because it's always zero)

Then, PC is set to 0x4, and we go back up

This loops forever incrementing t1 by 1

…..…one must imagine Sisyphus

Next Lecture

^v More RISC-V!