

# ESE3700: Circuit-Level Modeling, Design, and Optimization for Digital Systems

---

---

Lec 17: April 7, 2025

Memory Overview: RAM Core





# Today

---

- Memory Overview
- Memory
  - Memory core
    - 6T SRAM
- Project 2 is on this

# Memory Overview

---






# Semiconductor Memory Classification

---


RWM		NVRWM	ROM
Random Access	Non-Random Access	EPROM E <sup>2</sup> PROM FLASH	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM		

# Memory Architecture: Core



**$N$  words  $\Rightarrow$   $N$  select signals**  
**Too many select signals**

# Memory Architecture: Decoders




**$N$  words  $\Rightarrow N$  select signals**  
**Too many select signals**

**Decoder reduces # of select signals**  
 **$K = \log_2 N$**


# Array-Structured Memory Architecture

**Problem: ASPECT RATIO or HEIGHT >> WIDTH**




# 6T SRAM Cell

- ❑ Cell size accounts for most of array size
  - Reduce cell size at expense of complexity
- ❑ 6T SRAM Cell
  - Used in most commercial chips
  - Data stored in cross-coupled inverters
- ❑ Read:
  - Precharge BL, BL'
  - Raise WL
- ❑ Write:
  - Drive data onto BL, BL'
  - Raise WL






# 6-transistor CMOS SRAM Cell



# 6-transistor CMOS SRAM Cell




# 6-transistor CMOS SRAM Cell (preclass 1)


Assume 1 is stored  
( $Q=1$ )

Read Operation:

- First bitlines get precharged high (V<sub>dd</sub>)
- Then wordline goes high (V<sub>dd</sub>)
  - Precharge disconnected




# CMOS SRAM Analysis (Read) (preclass 1)




Which two transistors are discharging  $\overline{BL}$  to Gnd?  
 What regions of operation are the transistors in?  
 Write the KCL equation for the two transistors

# CMOS SRAM Analysis (Read)




$$k_{n,M5} (V_{DD} - \Delta V - V_{Tn})^2 = k_{n,M1} \left( (V_{DD} - V_{Tn}) \Delta V - \frac{\Delta V^2}{2} \right)$$

# CMOS SRAM Analysis (Read)




$$\frac{k_{n,M1}}{k_{n,M5}} = \frac{\left(\frac{W}{L}\right)_1}{\left(\frac{W}{L}\right)_5} = \frac{(V_{DD} - \Delta V - V_{Tn})^2}{(V_{DD} - V_{Tn})\Delta V - \frac{\Delta V^2}{2}}$$

# CMOS SRAM Analysis (Read)



$$\frac{k_{n,M1}}{k_{n,M5}} = \frac{\left(\frac{W}{L}\right)_1}{\left(\frac{W}{L}\right)_5} = \frac{(V_{DD} - \Delta V - V_{Tn})^2}{(V_{DD} - V_{Tn})\Delta V - \frac{\Delta V^2}{2}} \quad \xrightarrow{\Delta V = V_{Tn}} \quad \frac{\left(\frac{W}{L}\right)_1}{\left(\frac{W}{L}\right)_5} = \frac{(V_{DD} - 2V_{Tn})^2}{(V_{DD} - 1.5V_{Tn})V_{Tn}}$$

# CMOS SRAM Analysis (Read)





$$CR = \frac{W_1/L_1}{W_5/L_5}$$



# SRAM Read

- ❑ Precharge both bitlines high
- ❑ Then turn on wordline,  $WL$
- ❑ One of the two bitlines will be pulled down by the cell
- ❑ Ex:  $A = 0, A\_b = 1$ 
  - $BL$  discharges,  $BL'$  stays high
  - But  $A$  bumps up slightly
- ❑ *Read stability*
  - $A$  must not flip
  - $N1 > N2$




# 6-transistor CMOS SRAM Cell (preclass 2)

Assume 1 is stored  
( $Q=1$ )


Write Operation:

- Want to write a 0
- First drive bitlines with input data
- Then wordline goes high ( $V_{dd}$ )
  - Still driving bitlines






# CMOS SRAM Analysis (Write)




$$k_{p,M4} (V_{DD} - |V_{Tp}|)^2 = k_{n,M6} \left( (V_{DD} - V_{Tn})V_Q - \frac{V_Q^2}{2} \right)$$

# CMOS SRAM Analysis (Write)



$$\frac{k_{p,M4}}{k_{n,M6}} = \frac{(V_{DD} - V_{Tn})V_Q - \frac{V_Q^2}{2}}{(V_{DD} - |V_{Tp}|)^2}$$


# CMOS SRAM Analysis (Write)



$$PR = \frac{W_4/L_4}{W_6/L_6}$$

$$\frac{k_{p,M4}}{k_{n,M6}} = \frac{(V_{DD} - V_{Tn})V_Q - \frac{V_Q^2}{2}}{(V_{DD} - |V_{Tp}|)^2} \xrightarrow{V_Q = V_{Tn}} \frac{k_{p,M4}}{k_{n,M6}} = \frac{(V_{DD} - V_{Tn})V_{Tn} - \frac{V_{Tn}^2}{2}}{(V_{DD} - |V_{Tp}|)^2}$$


# CMOS SRAM Analysis (Write)



$$PR = \frac{W_4/L_4}{W_6/L_6}$$

# SRAM Write


- Drive one bitline high, the other low
  - Depending on write data
- Then turn on wordline, WL
- Bitlines overpower cell with new value
- Ex:  $A = 0$ ,  $A\_b = 1$ ,  $BL = 1$ ,  $BL' = 0$ 
  - Force  $A\_b$  low, then  $A$  charges high
- *Writability*
  - Must overpower feedback inverter
  - $N4 \gg P2$






# SRAM Column Example

**read**




**write**



# Charge Sharing

Initially

- A @ 1V
- B @ 0V
- $Q_A = 1V * C1 = C1$




# Charge Sharing

Initially

- A @ 1V
- B @ 0V
- $Q_A = 1V * C1 = C1$

Close switch

- $Q_{tot} = V_{final} * (C1 + C0)$
- Charge conservation
  - $Q_A = Q_{tot}$
- $C1 = V_{final} * (C1 + C0)$



$$V_{final} = \frac{C1}{C1 + C0}$$




# DRAM



---

- ❑ Smaller than SRAM
- ❑ Require data refresh to compensate for leakage

# 1-Transistor DRAM Cell (preclass 3)




# 1-Transistor DRAM Cell



**Write:  $C_S$  is charged or discharged by asserting WL and BL.**

# 1-Transistor DRAM Cell





**Write:**  $C_S$  is charged or discharged by asserting WL and BL.

**Read:** Charge redistribution takes places between bit line and storage capacitance

$$\Delta V = V_{BL} - V_{PRE} = (V_{BIT} - V_{PRE}) \frac{C_S}{C_S + C_{BL}}$$

**Voltage swing is small; typically around 250 mV.**

# 1-Transistor DRAM Cell



**Write:**  $C_S$  is charged or discharged by asserting WL and BL.

**Read:** Charge redistribution takes place between bit line and storage capacitance

$$\Delta V = V_{BL} - V_{PRE} = (V_{BIT} - V_{PRE}) \frac{C_S}{C_S + C_{BL}}$$

**Voltage swing is small; typically around 250 mV.**





# DRAM Cell Observations

---

- ❑ 1T DRAM requires a sense amplifier for each bit line, due to charge redistribution read-out
- ❑ DRAM memory cells are single ended in contrast to SRAM cells
- ❑ The read-out of the 1T DRAM cell is destructive; read and refresh operation are necessary for correct operation
- ❑ Unlike 3T cell, 1T cell requires presence of an extra capacitance that must be explicitly included in the design
- ❑ When writing a “1” into a DRAM cell, a threshold voltage is lost. This loss can be circumvented by bootstrapping the word lines to a higher value than  $V_{DD}$ .



# Big Idea

---

- ❑ 6T SRAM
  - Robust cell when sized carefully
- ❑ 5T SRAM
  - More sensitive to sizing than 6T SRAM
- ❑ Minimize area of repeated cell
  - 6T/5T SRAM
  - Multiport trade off area for function
  - 1T/3T DRAM helps but slower
- ❑ Compensate with periphery
  - Decoders
  - Bitline (column) drivers
  - Sensing/Amplification (regeneration/restoration)



# Admin

---

- ❑ Project 2 out – **START ASAP!**
  - Work in teams up to 2
  - Final report due 4/30
- ❑ Wednesday 4/16 Midterm 2 (next week)
  - 1:45pm-3:45pm **in class**
  - **Midterm 2 Review session (4/16) - in class**
  - Lectures 11-18
  - Closed note, calculator allowed
  - All old exams online
    - 2015-2024
  - **Do review your preclass!!**



# Acknowledgement

---

- ❑ Prof. André DeHon (University of Pennsylvania)
- ❑ Prof. Tania Khanna (University of Pennsylvania)




# Additional Reading (Optional)

---



# Dual-Ported SRAM


- Simple dual-ported SRAM
  - Two independent single-ended reads
  - Or one differential write



- Do two reads and one write by time multiplexing
  - Read during ph1, write during ph2

# Multi-Ported SRAM

- ❑ Adding more access transistors hurts read stability
- ❑ Multiported SRAM isolates reads from state node
- ❑ Single-ended bitlines save area








# Register File Cell

- Single-ended 2-read/1-write ports (Slow-write)





# Register File Cell

- Single-ended Read/Dual-ended Write

