ESE3700: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 7: February 12, 2025 Layout and Area, MOS Scaling





- Layout
 - Transistors
 - Gates
- Design rules
- □ Standard cells
- VLSI Scaling Trends/Disciplines







- Sizing & positioning of transistors
- Designer controls W, L
- \Box t_{ox} fixed for process
 - Sometimes thick/thin oxide "flavors"









- Color scheme
 - Red: gate (polysilicon material)
 - Green: source and drain areas (n type diffusion)





- NMOS built on p substrate
- PMOS built on n substrate
 - Needs an N-well





- Color scheme
 - Red: gate
 - Orange: source and drain areas (p type)
 - Green: n well
- NMOS built on p wafer
 - Must add n well material to build PMOS





- "Fourth terminal"
- Needed to set voltage around device
 - PMOS: $V_b = V_{dd}$
 - NMOS: $V_b = GND$
- At right: PMOS (orange) with bulk contact (dark green)





p-substrate



- Needed to set voltage around device
 - PMOS: $V_b = V_{dd}$
 - NMOS: $V_b = GND$
- What happens if NMOS body contact is V_{dd}?







- Needed to set voltage around device
 - PMOS: $V_b = V_{dd}$
 - NMOS: $V_b = GND$
- What happens if NMOS body contact is V_{dd}?
 - Polarity of field wrong
 - Increase Vth (need higher voltage to invert the channel)

















- Connect transistors
 - Different layers of metal
 - "Contact" metal to transistor
 - "Via" metal to metal



Penn ESE 3700 Spring 2025 – Li



- Connect transistors
 - Different layers of metal
 - "Contact" metal to transistor
 - "Via" metal to metal



Penn ESE 3700 Spring 2025 – Li







Define areas want to see in layer

- Think of "stencil" for material deposition
- Use photoresist (PR) to form the "stencil"
 - Grow PR over entire wafer
 - Expose PR through mask
 - PR dissolves in exposed areas
 - Material is deposited/etched
 - Only "sticks" in area w/ dissolved PR



Reverse Engineer Inverter Layout (Preclass 1)







How to "decode" circuit from layout?













1. Identify transistors







□ Where is Input?





□ Where is Input?





□ Where is Output?





□ Where is Output?





- **2**. Add connections
 - Drain connection







- □ 2. Add connections
 - Gate connection







- **2**. Add connections
 - pMOS-source to VDD







- **2**. Add connections
 - nMOS source to GND















Why not adjacent transistors?

- Plenty of empty space
- If area is money, pack in as much as possible
 - Shortens connections
- Recall: processing is imprecise
 - Margin of error for process variation



- Contract between process engineer & designer
 - Minimum width/spacing
 - Can be (often are) process specific
- Lambda rules: scalable design rules
 - In terms of $\lambda = 0.5 L_{min} (L_{drawn})$
 - Can migrate designs from similar process with lambda factor

Design Rules: Some Examples





Inter-Layer Design Rule Origins



Catastrophic Error – Unintended misalignment cause Source-Drain short circuit

Catastrophic Error – Unintended overlap cause fabrication of a parasitic Transistor Potential Consequences of Design Rule Violations

Inter-Layer Design Rule Origins

Contact and Via Masks








- □ How many transistors?
 - PMOS?
 - NMOS?
- □ How connected?
 - PMOS, NMOS?
- □ Inputs connected how?
- Outputs?
- □ What is it?





 Stick diagrams capture spatial relationships, but abstract away design rules



□ What is the gate function?

- How many NMOS? PMOS? D/S connections?
- Draw schematic



- Lay out gates so that heights match
 - Rows of adjacent cells
 - Standardized sizing of gate heights
- Motivation: automated place and route
 - EDA tools convert HDL to layout





Standard Cells



Fanout 4x	0.5 μm	1.0 µm	2.0 μm
A1_tphl	0.595	0.711	0.919
A1_tplh	0.692	0.933	1.360
B1_tphl	0.591	0.739	1.006
B1_tplh	0.620	0.825	1.1.81
C1_tphl	0.5 74	0.740	1.029
C1_tplh	0.554	0.728	1.026

3-input NAND cell (from Mississippi State Library) characterized for fanout of 4 and for three different technologies





6.6943







Standard Cell Layout Example



http://www.laytools.com/images/StandardCells.jpg Penn ESE 3700 Spring 2025 – Li Standard Cell Layout Example



http://www.laytools.com/images/StandardCells.jpg Penn ESE 3700 Spring 2025 – Li



4x4 6T SRAM Memory





 Circuit extraction extracts a schematic representation of a layout, including transistors, wires, and possibly wire and device resistance and capacitance.



 Circuit extraction is used for LVS, and for spice simulation of layouts

Circuit Extraction



Circuit Extraction





- □ Layouts are physical realization of circuit
 - Geometry tradeoff
 - Can decrease spacing at the cost of yield
 - Design rules
- Can go from circuit to stick diagram/layout or stick diagram/layout to circuit by inspection
- Moderately predictable VLSI Scaling
 - unprecedented capacities/capability growth for engineered systems
 - ...but hits physical limit





□ HW3 due Friday 2/14



Prof. André DeHon (University of Pennsylvania)
Prof. Tania Khanna (University of Pennsylvania)

Scaling

(General Background Reading)





Standard Cells



Fanout 4x	0.5 μm	1.0 µm	2.0 μm
A1_tphl	0.595	0.711	0.919
A1_tplh	0.692	0.933	1.360
B1_tphl	0.591	0.739	1.006
B1_tplh	0.620	0.825	1.1.81
C1_tphl	0.5 74	0.740	1.029
C1_tplh	0.554	0.728	1.026

3-input NAND cell (from Mississippi State Library) characterized for fanout of 4 and for three different technologies



□ **Premise:** features scale "uniformly"

everything gets better in a predictable manner

Parameters:

- λ (lambda) -- Mead and Conway (L=2 λ)
- F -- Half pitch ITRS (F= 2λ =L)
- S scale factor Rabaey
 - F'=F/S
 - S>1





Date of introduction





http://www.anandtech.com/show/8367/intels-14nm-technologyin-detail



- Geometrical Scaling
 - continued shrinking of horizontal and vertical physical feature sizes
- Design Equivalent Scaling
 - design technologies that enable high performance, low power, high reliability, low cost, and high design productivity even if neither geometrical nor equivalent scaling can be used

22nm 3D FinFET Transistor





Tri-Gate transistors with multiple fins connected together increases total drive strength for higher performance

http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf Penn ESE 3700 Spring 2025 - Li



- International Technology Roadmap for Semiconductors
 - Try to predict where industry going
- □ ITRS 2.0 started in 2015 with new focus
 - System Integration, Heterogeneous Integration, Heterogeneous Components, Outside System Connectiviy, More Moore, Beyond CMOS and Factory Integartion.

http://www.itrs2.net/







• Scaling from 32nm \rightarrow 22nm, what is 1/S?

- Scaling minimum gate length
- And pitch distance

MOS Transistor **Scaling** - (1974 to present)

1/S=0.7 per technology node [0.5x per 2 nodes]



Source: 2001 ITRS - Exec. Summary, ORTC Figure, Andrew Kahng



- Channel Length (L)
- □ Channel Width (W)
- Oxide Thickness (t_{ox})
- Doping (N_a)
- □ Voltage (V_{DD} , V_t ,)



Full Scaling (Ideal Scaling)

- □ Channel Length (L) 1/S
- □ Channel Width (W) 1/S
- Oxide Thickness (t_{ox}) 1/S
- $\Box Doping (N_a) S$

1/S

□ Voltage (V_{DD} , V_t ,)



Effects on Physical Properties and Specs?

- Area
- Capacitance
 - C_{ox} and C_{gate}
- Resistance
- **\Box** Current (I_d)
- **Gate Delay** (τ_{gd})
- Wire Delay (τ_{wire})

Power

- Same frequency
- Scaled frequency
- Power Density
 - Same frequency
 - Scaled frequency



$\lambda' \rightarrow \lambda/S$ Area impact? $A = L \times W$





 $\lambda' \rightarrow \lambda/S$ Area impact? $A = L \times W$ $A' \rightarrow A/S^2$

1/S=0.7

- □ 32nm → 22nm
- □ 50% area
- 2 × transistor capacity for same area





□ Capacitance per unit area scaling?

•
$$C_{ox} = \epsilon_{SiO_2}/t_{ox}$$

• $t'_{ox} \rightarrow t_{ox}/S$





□ Capacitance per unit area scaling?

•
$$C_{ox} = \varepsilon_{SiO_2}/t_{ox}$$

• $t'_{ox} \rightarrow t_{ox}/S$
• $C'_{ox} \rightarrow C_{ox} \times S$





□ Gate Capacitance scaling?

•
$$C_{gate} = A \times C_{ox}$$

• A'
$$\rightarrow$$
 A/S²

•
$$C'_{ox} \rightarrow C_{ox} \times S$$





□ Gate Capacitance scaling?

•
$$C_{gate} = A \times C_{ox}$$

• A'
$$\rightarrow$$
 A/S²

•
$$C'_{ox} \rightarrow C_{ox} \times S$$

•
$$C'_{gate} \rightarrow C_{gate}/S$$




□ Resistance scaling?

R=ρL/(W*t)
L, t remain similar (not scaled)
W→W/S





- □ Resistance scaling?
- $\square R = \rho L / (W^*t)$
 - L, t remain similar (not scaled)
- $\square W \rightarrow W/S$
- $\Box R' \xrightarrow{} R \times S$





- Which Voltages matters here? $(V_{gs}, V_{ds}, V_{th}...)$
- Transistor charging looks like voltage-controlled current source
- Saturation Current scaling?

 $I_d = (\mu C_{OX}/2)(W/L)(V_{gs}-V_{TH})^2$

$$V_{gs}, V_{TH}: V \rightarrow V/S$$

W \rightarrow W/S
L' \rightarrow L/S
C'_{ox} \rightarrow C_{ox} \times S





- Which Voltages matters here? $(V_{gs}, V_{ds}, V_{th}...)$
- Transistor charging looks like voltage-controlled current source
- Saturation Current scaling?

 $I_d = (\mu C_{OX}/2)(W/L)(V_{gs}-V_{TH})^2$



 $I'_{d} = (\mu C_{OX} S/2)((W/S)/(L/S))(V_{gs}/S-V_{TH}/S)^{2}$



- Which Voltages matters here? $(V_{gs}, V_{ds}, V_{th}...)$
- Transistor charging looks like voltage-controlled current source
- Saturation Current scaling?

 $I_d = (\mu C_{OX}/2)(W/L)(V_{gs}-V_{TH})^2$

$$V_{gs}, V_{TH}: V \rightarrow V/S$$

W \rightarrow W/S
L' \rightarrow L/S
C'_{ox} \rightarrow C_{ox} \times S



$I'_d \rightarrow I_d / S$



Velocity Saturation Current scaling?

$$V_{gs}, V_{TH}: V \rightarrow V/S$$

$$L' \rightarrow L/S$$

$$W' \rightarrow W/S$$

$$C'_{ox} \rightarrow C_{ox}S$$





• Velocity Saturation Current scaling?

$$V_{gs}, V_{TH}: V \rightarrow V/S$$

$$L' \rightarrow L/S$$

$$W' \rightarrow W/S$$

$$C'_{ox} \rightarrow C_{ox}S$$

$$I_{DS} \approx v_{sat}C_{OX}W\left(V_{GS} - V_{TH} - \frac{V_{DSAT}}{2}\right)$$

 $I'_d \rightarrow I_d/S$





Gate Delay scaling?

•
$$\tau_{gd} = Q/I = (CV)/I$$

• $V' \rightarrow V/S$

•
$$I'_d \rightarrow I_d/S$$

•
$$C_g' \rightarrow C_g/S$$





Gate Delay scaling?

•
$$\tau_{gd} = Q/I = (CV)/I$$

• $V' \rightarrow V/S$

•
$$I'_d \rightarrow I_d/S$$

•
$$C_g' \rightarrow C_g/S$$

• $\tau'_{gd} \rightarrow \tau_{gd}/S$





- Wire delay scaling?
- $\tau_{wire} = R \times C$

Again assuming (logical) wire lengths remain constant

- R' \rightarrow R×S
- $C' \rightarrow C/S$



- Wire delay scaling?
- $\tau_{wire} = R \times C$

Again assuming (logical) wire lengths remain constant

- R' \rightarrow R×S
- $C' \rightarrow C/S$
- $\tau'_{wire} \rightarrow \tau_{wire}$





$\Box V' \rightarrow V/S$ $\Box C' \rightarrow C/S$



Capacitive (Dis)charging scaling?
 P=(1/2)CV²f

$$\Box V' \rightarrow V/S$$
$$\Box C' \rightarrow C/S$$

 $\Box P' \rightarrow P/S^3$

Power Dissipation (Dynamic)

Capacitive (Dis)charging scaling?
 P=(1/2)CV²f

□ Increase Frequency?



 $\Box \tau_{gd} \rightarrow \tau_{gd}/S$

 $\Box P' \rightarrow P/S^3$



Power Dissipation (Dynamic)

Capacitive (Dis)charging scaling?
 P=(1/2)CV²f

□ Increase Frequency?



 $\Box \tau_{gd} \rightarrow \tau_{gd} / S$

 $\square P' \rightarrow P/S^3$



 $\Box P \rightarrow P/S^2$



Area	$1/S^{2}$	
\Box Capacitance (C_{ox}, C_{g})	S, 1/S	
Resistance	S	
\Box Threshold (V _{th})	1/S	
\Box Current (I _d)	1/S 1/S=	=0.7
Gate Delay (τ_{gd})	1/S	
\Box Wire Delay (τ_{wire})	1	
Power	$1/S^3$, $1/S^2$	



- $\square P' \rightarrow P/S^2 (increased frequency)$
- $\Box P' \rightarrow P/S^3 \text{ (same frequency)}$
- $\Box A' \rightarrow A/S^2$
- Power Density: P/A two cases?



- $\Box P' \rightarrow P/S^2 \text{ (increased frequency)}$
- $\Box P' \rightarrow P/S^3 \text{ (same frequency)}$

 $\Box A' \rightarrow A/S^2$

- Power Density: P/A two cases?
 - $P/A \rightarrow P/A$ increase freq.
 - $P/A \rightarrow (P/A)/S$ same freq.



Don't like some of the implications

- High resistance wires
- Higher gate oxide capacitance with atomic-scale dimensions
 - Quantum tunneling
- Need for more wiring
- Not scale speed fast enough



□
$$R = \rho L/(W \times t)$$

□ $W' \rightarrow W/S$
■ L, t similar
□ $R' \rightarrow R \times S$





$$\square R = \rho L/(W \times t)$$
$$\square W' \rightarrow W/S$$
$$\blacksquare L, t similar$$
$$\square R' \rightarrow R \times S$$



What might we do? Decrease ρ (copper) – introduced 1997

http://www.ibm.com/ibm100/us/en/icons/copperchip/



• Capacitance per unit area

•
$$C_{ox} = \epsilon_{SiO_2}/t_{ox}$$

•
$$t'_{ox} \rightarrow t_{ox}/S$$

•
$$C'_{ox} \rightarrow C_{ox} \times S$$





What's wrong with $t_{ox} = 1.2$ nm?

source: Borkar/Micro 2004



• Capacitance per unit area

•
$$C_{ox} = \epsilon_{SiO_2}/t_{ox}$$

•
$$t'_{ox} \rightarrow t_{ox}/S$$

• $C'_{ox} \rightarrow C_{ox} \times S$



What might we do?

Reduce dielectric constant, ε , and not scale thickness to mimic t_{ox} scaling.

High-K dielectric Survey

Table 2 Selected material and electrical properties of high-*k* gate dielectrics. Data compiled from Robertson [25], Gusev et al. [20], Hubbard and Schlom [19], and other sources.

Dielectric	Dielectric constant (bulk)	Bandgap (eV)	Conduction band offset (eV)	Leakage current reduction w.r.t. SiO ₂	Thermal stability w.r.t. silicon (MEIS data)
Silicon dioxide (SiO ₂)	3.9	9	3.5	N/A	>1050°C
Silicon nitride (Si ₃ N ₄)	7	5.3	2.4		>1050°C
Aluminum oxide (Al ₂ O ₃)	~ 10	8.8	2.8	$10^{2}-10^{3}\times$	${\sim}1000^{\circ}\mathrm{C},\mathrm{RTA}$
Tantulum pentoxide (Ta_2O_5)	25	4.4	0.36		Not thermodynamically stable with silicon
Lanthanum oxide (La_2O_3)	~ 21	6*	2.3		
Gadolinium oxide (Gd ₂ O ₃)	~ 12				
Yttrium oxide (Y_2O_3)	~15	6	2.3	$10^4 - 10^5 \times$	Silicate formation
Hafnium oxide (HfO ₂)	~ 20	6	1.5	$10^4 - 10^5 \times$	~950°C
Zirconium oxide (ZrO ₂)	~23	5.8	1.4	$10^4 - 10^5 \times$	~900°C
Strontium titanate (SrTiO ₃)		3.3	-0.1		
Zirconium silicate (ZrSiO ₄)		6*	1.5		
Hafnium silicate (HfSiO ₄)		6*	1.5		

*Estimated value.

Wong/IBM J. of R&D, V46N2/3P133—168, 2002







• $\tau_{gd} = Q/I = (CV)/I$ • $V' \rightarrow V/S$ • $I'_d \rightarrow I_d/S$







• $V' \rightarrow V$

•
$$\tau_{gd} = Q/I = (CV)/I$$

How might we accelerate speed up? Don't scale V!

- $I'_d = (\mu C_{OX} S/2)((W/S)/(L/S))(V_{gs}-V_{TH})^2$
- $I'_d \rightarrow I_d \times S$





•
$$\tau_{gd} = Q/I = (CV)/I$$

• V'→ V

How might we accelerate speed up? Don't scale V!

• $I'_d = (\mu C_{OX} S/2)((W/S)/(L/S))(V_{gs} - V_{TH})^2$

•
$$I'_d \rightarrow I_d \times S$$





But... Power Dissipation (Dynamic)

- □ Capacitive (Dis)charging
 - $P=(1/2)CV^2f$
 - V'→ V
 - C' \rightarrow C/S
 - $P' \rightarrow P/S$

But... Power Dissipation (Dynamic)

- □ Capacitive (Dis)charging
 - $P = (1/2)CV^2 f$
 - V'**→** V
 - $C' \rightarrow C/S$
 - $P' \rightarrow P/S$

□ Increase Frequency?

•
$$\tau'_{gd} \rightarrow \tau_{gd}/S^2$$

•
$$f' \rightarrow f \times S^2$$

• $P' \rightarrow P \times S$

If don't scale V, power dissipation doesn't scale down!



- $\square P' \rightarrow P \times S \text{ (increase frequency)}$
- $\bullet A' \rightarrow A/S^2$
- □ What happens to power density?



- $\square P' \rightarrow P \times S \text{ (increase frequency)}$
- $\bullet A' \rightarrow A/S^2$
- □ What happens to power density?
- $\square P/A \rightarrow S^3 \times P$
- Power Density Increases!





http://software.intel.com/en-us/articles/gigascale-integration-challenges-and-opportunities/

Frequency impact?Power Density impact?





Penn ESE 3700 Spring 2025 – Li

Scale V separately with Factor U, (U<S)

□
$$\tau_{gd} = Q/I = (CV)/I$$

□ V'→V/U





□
$$\tau_{gd} = Q/I = (CV)/I$$

□ $V' \rightarrow V/U$
□ $I'_d = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)^2)$
□ $I'_d \rightarrow S/U^2 \times I_d$
□ $C' \rightarrow C/S$

 $\mathbf{C} \stackrel{\perp}{=} \mathbf{Q} = \mathbf{C}\mathbf{V}$
Scale V separately with Factor U

□
$$\tau_{gd} = Q/I = (CV)/I$$

□ $V' \rightarrow V/U$
□ $I'_d = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)^2)$
□ $I'_d \rightarrow S/U^2 \times I_d$
□ $C' \rightarrow C/S$
□ $\tau'_{gd} \rightarrow ((1/(SU)) / (S/U^2)) \times \tau_{gd}$
□ $\tau'_{gd} \rightarrow (U/S^2) \times \tau_{gd}$



 \Box $\tau_{gd} = Q/I = (CV)/I$ $\Box V' \rightarrow V/U$ \Box I'_d=($\mu C_{OX}S/2$)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)² $\Box I'_d \rightarrow S/U^2 \times I_d$ $\Box C' \rightarrow C/S$ $\Box \tau'_{gd} \rightarrow ((1/(SU)) / (S/U^2)) \times \tau_{gd}$ Q=CV $\Box \tau'_{gd} \rightarrow (U/S^2) \times \tau_{gd}$ $\Box f \rightarrow (S^2/U) \times f$

Scale V separately with Factor U

$$\begin{array}{c} \tau_{gd} = Q/I = (CV)/I \\ \tau_{gd} = Q/I = (CV)/I \\ \nabla' \rightarrow V/U \\ \tau' = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U - V_{TH}/U)^2 \\ \Gamma'_d = S/U^2 \times I_d \\ C' \rightarrow C/S \\ \tau'_{gd} \rightarrow ((1/(SU)) / (S/U^2)) \times \tau_{gd} \\ \tau'_{gd} \rightarrow (U/S^2) \times \tau_{gd} \\ \tau'_{gd} \rightarrow (U/S^2) \times \tau_{gd} \\ r' \rightarrow (S^2/U) \times f \end{array}$$



Assuming V_{dd}=10V in a 10µm process and V_{dd}=1V in a 100nm process, what are S and U? (assume everything else scales according to ideal scaling.)
 S =



Scale V separately with Factor U

$$\begin{array}{c} \tau_{gd} = Q/I = (CV)/I \\ \tau_{gd} = Q/I = (CV)/I \\ V' \rightarrow V/U \\ \Gamma_{d} = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)^{2} \\ \Gamma_{d} \rightarrow S/U^{2} \times I_{d} \\ C' \rightarrow C/S \\ \tau'_{gd} \rightarrow \tau'_{gd} \rightarrow ((1/(SU))/(S/U^{2})) \\ \tau'_{gd} \rightarrow \tau'_{gd} \rightarrow ((1/(SU))/(S/U^{2})) \\ \tau'_{gd} \rightarrow (U/S^{2}) \times \tau_{gd} \\ \Gamma \rightarrow (S^{2}/U) \times f \\ \end{array}$$
 How much faster are gates?

Scale V separately with Factor U

$$\begin{array}{c} \tau_{gd} = Q/I = (CV)/I \\ \tau_{gd} = Q/I = (CV)/I \\ \nabla' \rightarrow V/U \\ \Gamma'_{d} = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)^{2} \\ \Gamma'_{d} \rightarrow S/U^{2} \times I_{d} \\ C' \rightarrow C/S \\ \tau'_{gd} \rightarrow \tau'_{gd} \rightarrow ((1/(SU))/(S/U^{2})) \\ \tau'_{gd} \rightarrow (U/S^{2}) \times \tau_{gd} \\ \tau'_{gd} \rightarrow (U/S^{2}) \times \tau_{gd} \\ \Gamma \rightarrow (S^{2}/U) \times f \\ \end{array}$$
 How much faster are gates?

Scale V separately with Factor U

$$\begin{array}{c} \tau_{gd} = Q/I = (CV)/I \\ T_{gd} = Q/I = (CV)/I \\ V' \rightarrow V/U \\ T_{d} = (\mu C_{OX}S/2)((W/S)/(L/S)(V_{gs}/U-V_{TH}/U)^{2} \\ T_{d} \rightarrow S/U^{2} \times I_{d} \\ C' \rightarrow C/S \\ T'_{gd} \rightarrow ((1/(SU)) / (S/U^{2})) \times \tau_{gd} \\ \tau'_{gd} \rightarrow (U/S^{2}) \times \tau_{gd} \\ T'_{gd} \rightarrow (U/S^{2}) \times \tau_{gd} \\ T' \rightarrow (S^{2}/U) \times f \\ \end{array}$$





□ U=10 S=100
□ P/A → 1000 (P/A)



- □ U=10 S=100
 □ P/A → 1000 (P/A)
- □ Compare with ideal scaling:
 □ P/A → S³×P (ideal scaling)
 □ P/A → 1,000,000 (P/A) (ideal scaling)



Parameter	Relation	Constant Field	General Scaling	Constant Voltage	
W, L, t_{ox}		1/S	1/S	1/S	
V_{DD}, V_T		1/S	1/U	1	
N _{SUB}	V/W_{depl}^2	S	S^2/U	S^2	
Area/Device	WL	$1/S^2$	$1/S^{2}$	$1/S^{2}$	
C _{ox}	$1/t_{ox}$	S	S	S	
C _{gate}	$C_{ox}WL$	1/S	1/S	1/S	
k_n, k_p	$C_{ox}W/L$	S	S	S	

Table 3.8	Scaling	scenarios	for	short-channel	devices.
-----------	---------	-----------	-----	---------------	----------

U<S







- Ends in your lifetime
- Perhaps already:
 - "Basically, this is the end of scaling."
 - May 2005, Bernard Meyerson, V.P. and chief technologist for IBM's systems and technology group



 "After 2021, the report forecasts, it will no longer be economically desirable for companies to continue traditional transistor miniaturization in microprocessors."







Source:https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2017/09/mark-bohr-on-continuing-moores-law.pdf





Source:https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2017/09/mark-bohr-on-continuing-moores-law.pdf