



ESE5320: Today System-on-a-Chip Architecture **Dataflow Process Model** • Terms (part 1) Issues Abstraction Day 5: September 16, 2024 • Performance Prospects (part 2) **Dataflow Process Model** Basic Approach • As time permits (part 3) - Dataflow variants enn - Motivations/demands for variants 2 ESE5320 Fall 2024 -- DeH 1 2



3








- Could be specialized hardware block
- May share a processor

Thread

- Has a separate control location (PC)
- May share memory (contrast process) - Run in common address space with other threads
- May not actually run on processor
- Could be specialized hardware block - May share a processor


ESE5320 Fall 2024 -- DeHo


7





8


7













Model (from Day 4) Communicating Threads • Computation is a collection of sequential/control-flow "threads" • Threads may communicate – Through dataflow I/O – (Through shared variables) • View as hybrid or generalization


 CSP – Communicating Sequential Processes → canonical model example

14





15








16


























































Refine Pipeline • If operation internally pipelineable, break out pipeline into separate tasks 6,000 6,000 Select Freq. 6,000 6,000 6,000 2,000 Windowed Windowed FFT1 Windowed + Windowed FFT3 Windowed Windowed Select Quantize Entropy Encode 7,500 3,000 Performance with one processor per operation? Achieve same performance with how many processors? ESE5320 Fall 2024 -- DeHon

39











30, Wind	7,500 each owed FT Select Freq.	3,000	SSOT 2,000 Intropy neode
	GPU	Fast CPU	Slow CPU
Windowed FFT	3,000	15,000	30,000
Select Freq. 1		3,750	7,500
Select Freq. 2		3,750	7,500
Quantize		1,500	3,000
Entropy Encode		1,000	2,000
Penn ESE5320 Fall 2024 D	eHon		43











































Process Network Roundup				
Model	Deterministic Result	Deterministic Timing	Turing Complete	
SDF+fixed-delay operators	Y	Y	N	
SDF+variable (data-dependent) delay operators				
Dynamic Rate DF blocking				
Dynamic Rate DF non-blocking				
ESE5320 Fall 2024 De	Good For Horcorrectness	Good For Real-Time	Completenes (Compute anything)	

















Process Network Roundup Determ SDF+fixed-delay Ν Υ Υ operators SDF+variable (data-dependent) Ν Ν Υ delay operators Dynamic Rate DF blocking Dynamic Rate DF non-blocking Completeness Good Good (Compute For For E5320 Fall 2024 -- De orcorrectness Real-Time anything)

63







Terminology: Blocking

- Block conditions can prevent an operation from occurring at a particular time
- E.g. if a fire-truck is stopped in an intersection, it may block your way

Penn ESE5320 Fall 2024 -- DeHo

67

Non-Blocking Stream Primitives


Blocking

- only primitives are read, write
- If data not present, block for data to be available
- Non-blocking
 - Add primitives to ask if data is available (if stream ready for write)


if (not(empty(in1)) next_pkt=in1.read()
else if (not(empty(in2)) next_pkt=in2.read()


68


67



69







- Capture gross parallel structure with Process Network
- Use dataflow synchronization for determinism
 - Abstract out timing of implementations
 - Give freedom of implementation
- Exploit freedom to refine mapping to optimize performance
- Minimally use non-determinism as
 necessary

Admin • Remember feedback – Today's lecture and HW2 • Reading for Day 6 on web • HW3 due Friday • Implementing multiprocessor solutions on homogeneous (ARM) processor cores