

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lec 26: December 10, 2020
Review



Penn ESE 570 Fall 2020 - Khanna

1

Course Content

- Introduction
- Fabrication
- MOS Transistor Theory and Models
- MOS Models and IV characteristics
- Inverters: Static Characteristics and Performance
- Inverters: Dynamic Characteristics and Performance
- Combinational Logic Types (CMOS, Ratioed, Pass) and Performance
- Sequential Logic
- Dynamic Logic
- Memory Design
- Robust VLSI Design for Variation
- I/O Circuits and Inductive Noise
- CLK Generation
- Crosstalk
- Transmission Lines

Penn ESE 570 Fall 2020 - Khanna

2


MOS Devices and Characteristics



Penn ESE 570 Fall 2020 - Khanna

3


Typical N-Well CMOS Process



Penn ESE 570 Fall 2020 - Khanna

4

Typical N-Well CMOS Process




Penn ESE 570 Fall 2020 - Khanna

5


5

Regions of Operation




Penn ESE 570 Fall 2020 - Khanna


6




7




8




9



10



11



12

1st Order RC Delay Models


$$\tau_{PHL} \approx 0.69 \cdot C_{load} \cdot R_n \quad C_{load} \approx C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

- Equivalent circuits used for MOS transistors
 - Ideal switch + “effective” ON resistance + load capacitance
 - Define unit resistance, R_u : “effective” ON resistance of transistor with min length and $W=W_u$ (usually min width)
 - $C_{gs} = C_g$ and $C_{db} = C_{db} = C_d$ for the unit n/pMOS transistors
 - Scale R and C with transistor sizing (W and L)
- Fan-out, driving stages, and sizing
- Identify worst case delay scenarios for different gates
- Tradeoff between large gates vs small gates (# stages, fanin/fanout)

13

Ratioed Logic



- Only build PDN (or PUN)
- Build NFET pulldown
 - Exploit high N mobility
- Pros:
 - Less transistor
 - Less area...?
 - Less capacitive load...?
- Cons:
 - Constant power dissipation
 - Need careful sizing (noise margin)
- Tradeoff between noise margin and area & capacitance



14

Pass Transistor Logic


- Simple switch-based logic
- Pros:
 - Less transistor...?
 - Less area...?
 - Less capacitive load...?
- Cons:
 - Needs restoration (buffering)
 - Can be slow
 - Limited voltage lowering for energy reduction
- Needs to take into account diffusion capacitance, $V_{CG} \rightarrow$ Elmore delay




15

Elmore Delay: Distributed RC network

- The delay from source s to node i
 - N = number of nodes in circuit
- $$R_{ik} = \sum R_j \Rightarrow (R_j \in \{path(s \rightarrow i) \cap path(s \rightarrow k)\})$$
- $$\tau_{DN} = \sum_{i=1}^N C_i R_{ik}$$
- Special Ladder Case:
 - For each resistor C_i in path
 - Compute R_{ij} = sum of all Rs upstream of C_i



$$\tau_{DN} = \sum_{i=1}^N C_i \sum_{j=1}^i R_j = \sum_{i=1}^N C_i R_{ik}$$




16

Design Abstraction and Performance



17


Digital Logic: Gate Level



- We care about design for performance
 - Functionality (e.g. $F = A + B * C$)
 - Speed
 - Each gate has a delay caused by the output resistance and capacitive load (which is the input capacitive load of the gate on the output)
 - Critical path defines delay
 - Power
 - Switching power (comprised of dynamic and short circuit power) and static power (i.e. $P_{tot} = P_{dyn} + P_{sc} + P_{stat}$)
 - Area
 - For a gate the standard cell area, dependent on W and L of transistors

18

Digital Logic: Transistor Level



- We care about design for performance
 - Functionality (e.g. $F = A + B \cdot C$)
 - Design for abstraction (VTC: switching voltage, high gain, noise margins)
 - Speed
 - Transistor sizing affects the output resistance and capacitance
 - Power
 - Switching power (comprised of dynamic and short circuit power) and static power (i.e. $P_{tot} = P_{dyn} + P_{sc} + P_{stat}$). Transistor sizing affects drive current and impacts power consumption
 - Area
 - For a gate the standard cell area, dependent on W and L of transistors

Penn ESE 570 Fall 2020 – Khanna

19

19

Power Sources

- Static power
- Dynamic switching power
- Short circuit power
- $P_{tot} = P_{static} + P_{sw}$
- $P_{sw} = P_{dyn} + P_{sc} = a(C_{load} + C_{sc})V^2f$
- $P_{tot} \approx a(C_{load} + C_{sc})V^2f + VI_s(W/L)e^{-V_t/(nkT/q)}$

Penn ESE 570 Fall 2020 – Khanna

20

20

Energy-Delay Tradeoff

- Tradeoff and V_{th} effect
 - Speed
 - Switching energy
 - Leakage energy
- Ignoring leakage,
 - Energy proportional to V^2
 - Delay proportional to $1/V$
 - $E\tau$ - Energy & delay tradeoff
- From project, logic family, logic optimization, sizing, ... Rich energy optimization space to explore

Penn ESE 570 Fall 2020 – Khanna

21

21

Design Space Dimensions

- Vdd
- Topology
 - Gate choice, logical optimization
 - Fanin, fanout, Serial vs. parallel
- Gate style / logic family
 - CMOS, Ratioed (N load, P load)
- Transistor Sizing
- V_{th}
- The choices you make impact **area**, **speed (delay)**, **power**

Penn ESE 570 Fall 2020 – Khanna

22

22


Sequential Logic



Penn ESE 570 Fall 2020 – Khanna

23

Sequential Circuit (or State Machine) Construct



- > Register is used to Store Past Values of State(s) and Output(s)
- > Synchronous Sequential Circuit – clock, outputs change with clock event
- > Asynchronous Sequential Circuit – no clock, outputs change after inputs change


Penn ESE 570 Fall 2020 – Khanna

24


24

Memory Storage (Latches and Registers)



- Level-sensitive device



$$Q = \overline{CLK} \cdot Q + CLK \cdot In$$



- Edge-triggered storage element




Penn ESE 570 Fall 2020 – Khanna

25


25

Latch Timing Issues



$$T \geq t_{c-q} + t_{plogic} + t_{su}$$

$$t_{cregister} + t_{cdlogic} \geq t_{hold}$$




Penn ESE 570 Fall 2020 – Khanna

26

26

Domino Logic

- Single transition
 - Once transitioned, it is done → like domino falling
- All inputs at 0 during precharge
 - 'Outputs' pre-charged to 1 then inverted to 0
 - I.e. Inputs are pre-charge to 0
- Non-inverting gates




Penn ESE 570 Fall 2020 – Khanna

27

27

Charge Storage and Leakage




- Assume logic-high is stored onto V_x during active phase ($CK=1$)
- When $CK=0$, $V_{in} \rightarrow 0$

Penn ESE 570 Fall 2020 – Khanna

28

28

Charge Sharing



When $V_{out(i)} = 0V$ (or $5V$) and $V_{in(i+1)} = 5V$ (or $0V$) for $i = 1, 2$ (stage)

"Charge Sharing" is an issue when ϕ_1 and ϕ_2 switch

Penn ESE 570 Fall 2020 – Khanna

29

29


Memory

Penn ESE 570 Fall 2020 – Khanna

30



Array-Structured Memory Architecture




Penn ESE 570 Fall 2020 – Khanna

31

Array Architecture

- **Periphery Circuits**
 - **Row Decoders**
 - Address bits for each word to reduce inputs
 - **Bitline Conditioning**
 - Precharging bitlines
 - Driving bitline capacitance
 - **Sense Amplifiers**
 - Amplify bitline voltage change to get rail-to-rail output and faster operation
 - **Column Decoders**




Penn ESE 570 Fall 2020 – Khanna

32

Read-Write Memory Cells

- **Static (SRAM)**
 - Data stored as long as supply is applied
 - Large (~6 transistors/cell)
 - Fast
 - Differential
- **Dynamic (DRAM)**
 - Periodic refresh required
 - Small (1-3 transistors/cell)
 - Slower
 - Single ended



Penn ESE 570 Fall 2020 – Khanna

33

VLSI Design for Manufacturing



Penn ESE 570 Fall 2020 – Khanna

34

Structured Design Strategies

- **Strategies common for complex hardware and software projects**
 - **Hierarchy:** Subdivide the design in several levels of sub-modules
 - **Modularity:** Define sub-modules unambiguously and well defined interfaces
 - **Regularity:** Subdivide to max number of similar sub-modules at each level
 - **Locality:** Max local connections, keeping critical paths within module boundaries


Penn ESE 570 Fall 2020 – Khanna

35

35

Impact

- **Changes parameters**
 - W, L, t_{ox}, V_{th}
- **Higher V_{th} ?**
 - Not drive as strongly
 - $I_{d,sat} \propto (V_{gs} - V_{th})$
 - **Increased Delay**
- **Lower V_{th} ?**
 - Don't turn off as well \rightarrow leak more



V_{th} Variability @ 65nm

Penn ESE 570 Fall 2020 - Khanna

36


36

Parametric Yield

$$r = r(\bar{x}) = r(\bar{d} + \bar{s}) \quad \text{actual performance - random variable}$$

$$r^0(\bar{d}) = r(\bar{d} + \bar{s}^0) \quad \text{nominal or designed performance - deterministic variable}$$


Each statistical circuit performance measure is illustrated using a histogram



$$\text{parametric yield (Y)} = \frac{\text{total number of acceptable circuits}}{\text{total number of manufactured circuits}} \times 100\%$$

37

Testing Principle



- **Observability:** measure of the ease of observing a node by watching external output pins of the chip
- **Controllability:** measure of the ease of forcing a node to 0 or 1 by driving input pins of the chip

38


Wiring and Interconnect Considerations



39

Inductive Noise


- Inductive noise
 - Originates in signal paths and supplies
 - Minimize wires when possible and add bypass capacitors



40

CLK Generation

- CLK design and distribution is necessary for correct operation and timing
 - Tree, Grid, Mesh, H-Tree
 - CLK Gating



41

Optimally Buffered Wire Delay

- Wire delay linear once buffered optimally
 - Optimal buffering equalizes delays
 - Buffer delay, Delay on wire between buffers, Delay of wire driving buffer




$$N = \sqrt{\frac{0.5R_{\text{wire}}C_{\text{wire}}}{R_{\text{buf}}(C_{\text{self}} + C_{\text{load}})}} \quad W = \sqrt{\frac{R_{\text{un}}C_{\text{wire}}}{2R_{\text{wire}}C_g}} = \sqrt{\frac{R_{\text{un}}C_{\text{unit}}}{2R_{\text{unit}}C_g}}$$

42

Crosstalk

- Capacitive crosstalk
 - Diversion and recovery
 - Clocked and driven wires
 - Slow down transitions
 - Undriven wires voltage changed
 - Can cause spurious/false transitions



Penn ESE 570 Fall 2020 – Khanna

43


43

Transmission Lines

- Pulses travel as waves
- Transmission lines
 - high-speed
 - high throughput
 - long-distance signaling
- Termination

$$w = \frac{1}{\sqrt{LC}} = \frac{c_0}{\sqrt{\epsilon_r \mu_r}} \quad Z_0 = \sqrt{\frac{L}{C}}$$

$$V_r = V_i \left(\frac{R - Z_0}{R + Z_0} \right)$$



Penn ESE 570 Fall 2020 – Khanna

44

44

Admin

- Final Project
 - Design CLB
 - EC for best figure of merits
 - FOM = Area*avgEnergy/maxFrequency
 - Due 12/10 (last day of class)
 - Can turn in up to 12/17 with no penalty

Penn ESE 570 Fall 2020 – Khanna

45

45