

# ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lec 14: March 1, 2016  
Combination Logic: Ratioed and Pass Logic



## Lecture Outline


- CMOS Gates Review
  - CMOS Worst Case Analysis
- Ratioed Logic Gates
- Pass Transistor Gates

## Review: 1st Order RC Delay Models

$$\tau_{PHL} \approx 0.69 \cdot C_{load} \cdot R_n \quad C_{load} \approx C_{dbn} + C_{dbp} + C_{int} + C_{gb}$$

- Equivalent circuits used for MOS transistors
  - Ideal switch + “effective” ON resistance + load capacitance
    - Define unit resistance,  $R_u$ , “effective” ON resistance of transistor with min length and  $W=W_u$  (usually min width)
    - nMOS has “effective” ON resistance  $R_n = R_u / \kappa_n$  and capacitances  $\kappa_n C_{gs}, \kappa_n C_{gd}$
    - pMOS has “effective” ON resistance  $R_p = R_u / \kappa_p$  and capacitances  $\kappa_p C_{gs}, \kappa_p C_{gd}$ 
      - scale factors  $\kappa_n \geq 1$  and  $\kappa_p \geq 1$ , i.e.  $W_n = \kappa_n W_u, W_p = \kappa_p W_u$
    - $C_{gs} = C_g$  and  $C_{gd} = C_{db} = C_d$  for the unit n/pMOS transistors
  - NMOS and pMOS transistor at minimum gate length (L)
    - Capacitance directly proportional to gate width (W)  $\rightarrow C = W * C$
    - Conductance directly proportional to gate width (W)  $\rightarrow G = W * G$
    - Resistance is inversely proportional to gate width (W)  $\rightarrow R = R / W$


## Review: Two-Input NOR Gate (NOR2)




For Complimentary CMOS: Pull-up Net = dual (Pull-down Net)  
 $(\bar{A} \cdot \bar{B}) = \overline{(A + B)}$

## Review: Elmore Delay: Distributed RC network

- The delay from source to node  $i$ 
    - $N$  = number of nodes in circuit
- $$R_{ik} = \sum R_j \Rightarrow (R_j \in [path(s \rightarrow 4) \cap path(s \rightarrow k)])$$
- $$\tau_{Di} = \sum_{k=1}^N C_k R_{ik}$$
- $$\tau_{Di} = C_1(R_1) + C_2(R_1) + C_3(R_1 + R_3) + C_4(R_1 + R_3) + C_i(R_1 + R_3 + R_i)$$
- NOTE:**  
 $\tau_D = R_p C_{load} \quad (0 \rightarrow 63\%)$   
 $\tau_p = 0.69 \tau_D \quad (0 \rightarrow 50\%)$



## CMOS NOR2 VTC




- 3 VTC Cases
- $V_1 = 0 V; V_2 = 0 \rightarrow V_{out} = V_{DD}$
  - $V_1 = 0 \rightarrow V_{DD}; V_2 = 0$
  - $V_1$  and  $V_2 = 0 \rightarrow V_{DD}$  simultaneously


Switching Threshold Voltage:  
 $V_1 = V_2 = V_{out} = V_{th}$

## Switch-RC Transistor Models

### 2-input NOR Nets



## CMOS NOR2 $V_{th}$



## Review: CMOS Inverter: $V_{th}$

$$\frac{k'_n}{2} \left( \frac{W}{L} \right)_n (V_{in} - V_{T0n})^2 = \frac{k'_p}{2} \left( \frac{W}{L} \right)_p (V_{in} - V_{DD} - V_{T0p})^2$$


$$k_R (V_{in} - V_{T0n})^2 = (V_{in} - V_{DD} - V_{T0p})^2$$

$$V_{th} = \frac{V_{T0n} + \sqrt{\frac{1}{k_R} (V_{DD} + V_{T0p})^2}}{1 + \sqrt{\frac{1}{k_R}}}$$

Typically,  $L_n = L_p = L_{min}$

$$k_R = \frac{k'_n (W/L)_n}{k'_p (W/L)_p} = \frac{\mu_n (W/L)_n}{\mu_p (W/L)_p} = \frac{\mu_n W_n}{\mu_p W_p}$$


## CMOS NOR2 $V_{th}$



$$V_{th}(NOR2) = \frac{V_{T0n} + \frac{1}{2} \sqrt{\frac{k_p}{k_n} (V_{DD} + V_{T0p})^2}}{1 + \frac{1}{2} \sqrt{\frac{k_p}{k_n}}}$$

$$V_{th}(EQINV) = \frac{V_{T0n} + \sqrt{\frac{k_{pEQV}}{k_{nEQV}} (V_{DD} + V_{T0p})^2}}{1 + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}}$$

## CMOS NOR2 $V_{th}$




Symmetric 'Inv'

$$V_{th} = \frac{V_{DD}}{2} \quad \& \quad \frac{k_{pEQV}}{k_{nEQV}} = 1$$


$$k_p = 4k_n$$

$$V_{th}(EQINV) = \frac{V_{T0n} + \sqrt{\frac{k_{pEQV}}{k_{nEQV}} (V_{DD} + V_{T0p})^2}}{1 + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}}$$

## Parasitic Caps for NOR2 (worst case)




### Parasitic Caps for NOR2 (worst case)



WORST CASE for PULL-UP =>  $V_1 = 0, V_2 = V_{DD} > 0 @ t=0$  &  $V_x = V_{out} = 0 \rightarrow V_{DD}$

### Parasitic Caps for NOR2 (worst case)




WORST CASE for PULL-UP =>  $V_1 = 0, V_2 = V_{DD} > 0 @ t=0$  &  $V_x = V_{out} = 0 \rightarrow V_{DD}$

$$C_{load-NR2} \approx 2C_d + 3C_d + C_{int} + 2C_g$$

$$R_{pEQV} = R_{p2} + R_{p1}$$

Lumped Model

### Parasitic Caps for NOR2 (worst case)




WORST CASE for PULL-UP =>  $V_1 = 0, V_2 = V_{DD} > 0 @ t=0$  &  $V_x = V_{out} = 0 \rightarrow V_{DD}$

$$C_{load-NR2} \approx 2C_d + 3C_d + C_{int} + 2C_g$$

$$R_{pEQV} = R_{p2} + R_{p1}$$


Elmore Model?

### Parasitic Caps for NOR2 (worst case)



WORST CASE for PULL-DOWN =>  $V_1 = 0, V_2 = 0 \rightarrow V_{DD} @ t=0$  &  $V_x = V_{out} = V_{DD} > 0$


### Parasitic Caps for NOR2 (worst case)



WORST CASE for PULL-DOWN =>  $V_1 = 0, V_2 = 0 \rightarrow V_{DD} @ t=0$  &  $V_x = V_{out} = V_{DD} > 0$

Elmore Model?

### Switch-RC Transistor Models



### CMOS NAND2 $V_{th}$

$V_{th}(ND2) \Rightarrow V_1 = V_2 = V_{out}$   
 $V_{th}(INV) = V_{in} = V_{out}$   
 $k_{pEQV} = 2k_p$   
 $k_{nEQV} = k_n/2$   
 $\frac{k_{pEQV}}{k_{nEQV}} = 4 \frac{k_p}{k_n}$

Penn ESE 570 Spring 2016 – Khanna 19

### CMOS NAND2 $V_{th}$

$V_{th}(ND2) = \frac{V_{T0n} + 2\sqrt{\frac{k_p}{k_n}(V_{DD} + V_{T0p})}}{1 + 2\sqrt{\frac{k_p}{k_n}}}$   
 $V_{th}(EQINV) = \frac{V_{T0n} + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}(V_{DD} + V_{T0p})}}{1 + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}}$

Penn ESE 570 Spring 2016 – Khanna 20

### CMOS NAND2 $V_{th}$

$V_{th}(ND2) \Rightarrow V_1 = V_2 = V_{out}$   
 $V_{th}(INV) = V_{in} = V_{out}$   
 $k_{pEQV} = 2k_p$   
 $k_{nEQV} = k_n/2$   
 $\frac{k_{pEQV}}{k_{nEQV}} = 4 \frac{k_p}{k_n}$

Symmetric 'Inv'

$V_{th} = \frac{V_{DD}}{2}$  &  $\frac{k_{pEQV}}{k_{nEQV}} = 1$   
 $4k_p = k_n$

$V_{th}(EQINV) = \frac{V_{T0n} + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}(V_{DD} + V_{T0p})}}{1 + \sqrt{\frac{k_{pEQV}}{k_{nEQV}}}}$

Penn ESE 570 Spring 2016 – Khanna 21

### Parasitic Caps for NAND2 (worst case)

$C_{dbp1} = C_{dbp2} = C_{dbp}$   
 $C_{dbn1} = C_{dbn2} = C_{dbn}$   
 $C_{sbn1} = C_{sbn2} = C_{sbn} = C_{dbn}$   
 $2C_g$

Penn ESE 570 Spring 2016 – Khanna 22

### Parasitic Caps for NAND2 (worst case)

$C_{dbp1} = C_{dbp2} = C_{dbp}$   
 $C_{dbn1} = C_{dbn2} = C_{dbn}$   
 $C_{sbn1} = C_{sbn2} = C_{sbn} = C_{dbn}$   
 $2C_g$

WORST CASE for PULL-UP =>

Penn ESE 570 Spring 2016 – Khanna 23

### Parasitic Caps for NAND2 (worst case)

$C_{dbp1} = C_{dbp2} = C_{dbp}$   
 $C_{dbn1} = C_{dbn2} = C_{dbn}$   
 $C_{sbn1} = C_{sbn2} = C_{sbn} = C_{dbn}$   
 $2C_g$

WORST CASE for PULL-UP =>  $V_1 = V_{DD}, V_2 = V_{DD} \rightarrow 0$  @  $t=0$  &  $V_x = V_{out} = 0 \rightarrow V_{DD}$

Penn ESE 570 Spring 2016 – Khanna 24

### Parasitic Caps for NAND2 (worst case)

$C_{dhp1} = C_{dhp2} = C_{dhp}$   
 $C_{dbn1} = C_{dbn2} = C_{dbn}$   
 $C_{sbn1} = C_{sbn2} = C_{sbn} = C_{dbn}$

WORST CASE for PULL-DOWN =>

Penn ESE 570 Spring 2016 – Khanna 25

### Parasitic Caps for NAND2 (worst case)

$C_{dhp1} = C_{dhp2} = C_{dhp}$   
 $C_{dbn1} = C_{dbn2} = C_{dbn}$   
 $C_{sbn1} = C_{sbn2} = C_{sbn} = C_{dbn}$

WORST CASE for PULL-DOWN =>  $V_1 = V_{DD}, V_2 = 0 \rightarrow V_{DD} @ t=0$  &  $V_x = V_{out} = V_{DD} > 0$

Penn ESE 570 Spring 2016 – Khanna 26

### Ratioed Logic

Penn ESE 570 Spring 2016 – Khanna 7

### Previously

- Restoration and Noise Margins
  - Allows for gate abstraction
- CMOS Gates
  - Drive outputs rail-to-rail
  - Only one network turned on in steady state
    - Only subthreshold leakage current in steady state

Penn ESE 570 Spring 2016 – Khanna 28

### Today

- Ratioed Gates
  - Break all the rules... (nice properties)
    - No rail-to-rail outputs, steady-state-current is not subthreshold...
  - Logic correctness
  - Performance
  - Power
  - Implications

Penn ESE 570 Spring 2016 – Khanna 29

### Idea

- Building both pull-up and pull-down can be expensive – many gates
- Seems wasteful to build logic function twice
  - Once in pullup, once in pulldown
  - Large gate capacitance

Penn ESE 570 Spring 2016 – Khanna 30

### Idea




- Maybe only need to build one
- Build NFET pulldown
  - Exploit high N mobility
    - traditional

Penn ESE 570 Spring 2016 – Khanna 31

### Ratioed Inverter

- Does this work?
  - What is  $V_{out}$  for  $V_{in}=Gnd$ ?
  - What is  $V_{out}$  for  $V_{in}=V_{dd}$ ?

Penn ESE 570 Spring 2016 – Khanna 32




### Ratioed Inverter

- How do we need to size P to make it work?

Penn ESE 570 Spring 2016 – Khanna 36

## Ratioed Inverter in 22nm




Penn ESE 570 Spring 2016 – Khanna

37

## P vs. N

□ **Conclude:** still prefer N to P for ratioed logic




Penn ESE 570 Spring 2016 – Khanna

38

## Noise Margin Tradeoff

□ What is impact of increasing noise margin?

- On size
- On input capacitance



Penn ESE 570 Spring 2016 – Khanna

39


## Pass Transistor Logic



Penn ESE 570 Spring 2016 – Khanna

## Teaser

□ What does this do?




Penn ESE 570 Spring 2016 – Khanna

41

## Identify Function

□ What function is this?



Penn ESE 570 Spring 2016 – Khanna

42

### Output

□ What is Vout if A=1, B=1?

A	B	Y
0	0	
0	1	
1	0	
1	1	

Penn ESE 570 Spring 2016 – Khanna 43

### Output

□ What is Vout if A=1, B=1?

A	B	Y
0	0	
0	1	
1	0	
1	1	0

Penn ESE 570 Spring 2016 – Khanna 44

### Output

□ What is Vout if A=0, B=1?

A	B	Y
0	0	
0	1	
1	0	
1	1	0

Penn ESE 570 Spring 2016 – Khanna 45

### Output

□ What is Vout if A=0, B=1?

A	B	Y
0	0	
0	1	1
1	0	
1	1	0

Penn ESE 570 Spring 2016 – Khanna 46

### Output

□ What is Vout if A=0, B=0? if A=1, B=0?

A	B	Y
0	0	
0	1	1
1	0	
1	1	0

Penn ESE 570 Spring 2016 – Khanna 47

### Output

□ What is Vout if A=0, B=0? if A=1, B=0?

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Penn ESE 570 Spring 2016 – Khanna 48



### Area

- Compare PT with CMOS circuit?

Penn ESE 570 Spring 2016 – Khanna 49

### Output

- Is this a regenerating/restoring gate?

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Penn ESE 570 Spring 2016 – Khanna 50

### Output

- What does output look like (DC transfer)?
  - (B=1, notB=0, sweep A, notA=CMOS inv(A))

Penn ESE 570 Spring 2016 – Khanna 51

### Pass TR transfer (B=1)

Penn ESE 570 Spring 2016 – Khanna 52


### CMOS Inverter Transfer

Penn ESE 570 Spring 2016 – Khanna 53

### Reasonable Input to CMOS Inverter?

Penn ESE 570 Spring 2016 – Khanna 54

## Pass Transistor xor2 with inv restore




Penn ESE 570 Spring 2016 – Khanna

55

## Compare CMOS

□ Is this a fair comparison?




Penn ESE 570 Spring 2016 – Khanna

56

## Required to use?


□ What should we add to make substitutable with CMOS?



Penn ESE 570 Spring 2016 – Khanna

57

## Restore Output




Penn ESE 570 Spring 2016 – Khanna

58

## Restore Output


□ Area? (compare to CMOS)



Penn ESE 570 Spring 2016 – Khanna

59


## Chain Together



Penn ESE 570 Spring 2016 – Khanna

60


### Analyze Stage



Penn ESE 570 Spring 2016 – Khanna

61

### Delay $A=1, B=0, C_{diff}=0?$




Penn ESE 570 Spring 2016 – Khanna

62

### Delay $A=1, B=0, C_{diff}=0?$

- What's the equivalent RC circuit?




Penn ESE 570 Spring 2016 – Khanna

63

### Delay $A=1, B=0, C_{diff}=0?$


- What's the equivalent RC circuit?



Penn ESE 570 Spring 2016 – Khanna

64

### Delay $A=1, B=1, C_{diff}=0?$




Penn ESE 570 Spring 2016 – Khanna

65

### Delay $A=1, B=1, C_{diff}=0?$

- What's the equivalent RC circuit?



Penn ESE 570 Spring 2016 – Khanna

66

### Delay A=1, B=1, $C_{diff}=0$ ?

- What's the equivalent RC circuit?
  - What are we ignoring?

Penn ESE 570 Spring 2016 – Khanna 67

$C_{diff} > 0$

Penn ESE 570 Spring 2016 – Khanna 68

### Contact/Diffusion Capacitance

- $C_j$  – diffusion depletion
- $C_{jsw}$  – sidewall capacitance
- $L_S$  – length of diffusion

$$C_{diff} = C_j L_S W + C_{jsw} (2L_S + W)$$

Penn ESE 570 Spring 2016 – Khanna 69

### Inverter Delay

- Delay driving another min-sized inverter?
  - Include  $C_{diff}$

Penn ESE 570 Spring 2016 – Khanna 70

### Delay A=1, B=1, $C_{diff} \neq 0$ (W=1)

Penn ESE 570 Spring 2016 – Khanna 71


### Delay A=1, B=1, $C_{diff} \neq 0$ (W=1)

- What's the equivalent RC circuit?

Penn ESE 570 Spring 2016 – Khanna 72

## Bonus

- What does this do?



Penn ESE 570 Spring 2016 – Khanna

73

## Idea

- CMOS Logic
  - Complimentary dual pull-up/down networks
- There are other logic disciplines
  - We have the tools to analyze
- Ratioed Logic
  - Tradeoff noise margin for
    - Reduced area? Capacitive load?
  - Dissipates static power in one mode
- Can use pass transistors for logic
  - Sometimes gives area or delay win

Penn ESE 570 Spring 2016 – Khanna

74

## Midterm Exam

- Midterm – 3/15
  - In class
    - Starts at exactly 4:30pm, ends at exactly 5:50pm (80 minutes)
  - Location TBD, posted on Piazza and Course Calendar
  - Covers Lec 1- 14 (slides 1-26)
  - Closed book, no notes or cheat sheets
  - Calculators allowed
  - Review Session by TA on Sunday 3/13 - time and location TBD
  - Extra office hours on Monday (3/14) and Tuesday (3/15) (time and location TBD)

Penn ESE 570 Spring 2016 – Khanna

75

## Admin

- HW 5 due Thursday, 3/3
- Di and Ao OH tonight and tomorrow night 6-9pm
- Tania OH tomorrow 2-4pm
- Journal Thursday
  - Carrizo: A High Performance, Energy Efficient 28 nm APU, pp 105 - 116

Penn ESE 570 Spring 2016 – Khanna

76