

# ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lec 19: March 30, 2017  
Dynamic Logic, Charge Injection




## Lecture Outline

- Review: Sequential MOS Logic
  - D-Latch
- Dynamic Logic
  - Domino Logic
- Charge Leakage
- Charge Sharing
- Domino Logic Design Considerations
- Logic Comparisons

## Latch Design

- Pass Transistor Latch
- Pros
  - + Tiny
  - + Low clock load
- Cons
  - $V_t$  drop
  - nonrestoring
  - backdriving
  - output noise sensitivity
  - dynamic
  - diffusion input




## Latch Design

- Transmission gate
  - + No  $V_t$  drop
  - Requires inverted clock




## Latch Design

- Inverting buffer
  - + Restoring
  - + No backdriving
  - + Fixes either
    - Output noise sensitivity
    - Or diffusion input
  - Inverted output




## Latch Design

- Buffered input
  - + Fixes diffusion input
  - + Noninverting



## Typical Latch Design

- Buffered output  
+ No backdriving




- Widely used in standard cells  
+ Very robust (most important)  
- Rather large  
- Rather slow (1.5 – 2 FO4 delays)  
- High clock loading

Penn ESE 570 Spring 2017 - Khanna

7

## Static CMOS TG D-LATCH – 8 Transistors




8 Transistors

\*\*Transistor level implementation using transmission gates requires fewer transistors

Penn ESE 570 Spring 2017 – Khanna

8


## Static CMOS TG D-LATCH



Penn ESE 570 Spring 2017 - Khanna

9

## Static CMOS TG D-LATCH



When  $CK = 1$  output  $Q = D$ , and tracks  $D$  until  $CK = 0$ , the D-Latch is referred to **positive level triggered**.


When  $CK \rightarrow 1$  to 0, the  $Q = D$  is captured, held (or stored) in the Latch.

Penn ESE 570 Spring 2017 – Khanna

10

## CMOS D Edge Triggered Flip-Flop


### Negative D-Latch



$CLK = 0$   $Q$  tracks  $D$   
 $CLK = 1$   $Q$  acquires  $D$

NMOS  
PMOS

### Positive D-Latch



$CLK = 1$   $Q$  tracks  $D$   
 $CLK = 0$   $Q$  acquires  $D$

Positive Edge Triggered D Flip-Flop = Negative D-Latch + Positive D-Latch  
Negative Edge Triggered D Flip-Flop = Positive D-Latch + Negative D-Latch


Penn ESE 570 Spring 2017 – Khanna

11

## Impact of Non-ideal Clock on D-Latch Operation



NMOS  
PMOS



Penn ESE 570 Spring 2017 – Khanna

12

### Two-Phase Clocked D-Latch (non-overlapping)

Penn ESE 570 Spring 2017 – Khanna 13

### Non-overlapping Clocks

- Play with in Cadence
  - Will need for project

Penn ESE 570 Spring 2017 - Khanna 14

### Dynamic Logic

Penn ESE 570 Spring 2017 – Khanna 5

### Logic Comparison Overview

**STATIC LOGIC GATES:** valid logic levels are steady-state op points. Outputs are generated in response to input voltage levels after a certain time delay. Output levels are preserved as long as there is power, i.e. no refresh is needed.

**DYNAMIC LOGIC GATES:** valid logic level are not steady-state op points and depend on temporary storage of charge on parasitic node capacitances. Outputs are generated in response to input voltage levels and a clock. Requires periodic updating or refresh.

**ADVANTAGES:**

- Allows implementation of simple sequential circuits with memory functions.
- Use of common clock signals throughout the system enables the synchronization of various circuit blocks.
- Implementation of complex functions generally use less die area than static circuits.
- Often dissipates less dynamic power than static designs, due to smaller parasitic capacitances.

Penn ESE 570 Spring 2017 – Khanna 16

### Logic Comparison Overview

**STATIC LOGIC GATES:** valid logic levels are steady-state op points. Outputs are generated in response to input voltage levels after a certain time delay. Output levels are preserved as long as there is power, i.e. no refresh is needed.

**DYNAMIC LOGIC GATES:** valid logic level are not steady-state op points and depend on temporary storage of charge on parasitic node capacitances. Outputs are generated in response to input voltage levels and a clock. Requires periodic updating or refresh.

**ADVANTAGES:**

- Allows implementation of simple sequential circuits with memory functions.
- Use of common clock signals throughout the system enables the synchronization of various circuit blocks.
- Implementation of complex functions generally use less die area than static circuits.
- Often dissipates less dynamic power than static designs, due to smaller parasitic capacitances.

Penn ESE 570 Spring 2017 – Khanna 17

### Comparison of Logic Implementations

Penn ESE 570 Spring 2017 – Khanna 18

### Comparison of Logic Implementations

Static

Ratioed

Penn ESE 570 Spring 2017 – Khanna 19

### Comparison of Logic Implementations

Static

Ratioed

Dynamic

Penn ESE 570 Spring 2017 – Khanna 20

### Comparison of Logic Implementations

Static

Ratioed

Dynamic

more robust

Penn ESE 570 Spring 2017 – Khanna 21

### Dynamic CMOS Precharge

inputs

CK

$V_{DD}$

$M_p$

$M_e$

Z

C

C-internal capacitance

Penn ESE 570 Spring 2017 – Khanna 22

### Dynamic CMOS Precharge

inputs

CK

$V_{DD}$

$M_p$

$M_e$

Z

C

C-internal capacitance

precharge

evaluate

precharge

single phase P-E logic circuit

CK = 0 -> Z precharges to  $V_{DD}$   
(inputs are applied, output is unavailable during precharge)

CK = 1 -> Z is selectively discharged to 0V or remains at  $V_{DD}$  (depends on logic values of inputs)  
(output is only available after discharge of C is complete)

Penn ESE 570 Spring 2017 – Khanna 23

### Dynamic (Clocked) Logic: Example

$V_{DD}$

A

B

C

D

E

CK

Z

C

CK = 0 => Z = ?


CK = 1 => Z = ?

Penn ESE 570 Spring 2017 – Khanna 24

## Comparison of Static and Dynamic Logic

ADVANTAGES ?


DISADVANTAGES ?



## Comparison of Static and Dynamic Logic

### ADVANTAGES

1. Requires  $N + 2$  transistors to realize an  $N$ -input gate.
2. Low static power dissipation.
3. No dc current paths to place constraints on device sizing.
4. Input capacitance same as pseudo nMOS gate.
5. Pull-up time is improved by active switch to  $V_{DD}$ .




## Comparison of Static and Dynamic Logic


### ADVANTAGES/DISADVANTAGES

1. Requires  $N + 2$  transistors to realize an  $N$ -input gate.
2. Low static power dissipation.
3. No dc current paths to place constraints on device sizing.
4. Input capacitance same as pseudo nMOS gate.
5. Pull-up time is improved by active switch to  $V_{DD}$ .


1. Output is available  $\leq 50\%$  of the time.
2. Pull-down time is degraded due to series active switch to 0.
3. Logic output value can be degraded due to charge sharing with other gate capacitances connected to the output.
4. Minimum clock rate determined by leakage on C.
5. Maximum clock rate determined by C discharge time and input delays.
6. Inputs can only change during the precharge phase. Inputs must be stable during evaluation; otherwise an incorrect value on an input could erroneously discharge the output node.




## Cascaded Dynamic Logic



## Cascaded Dynamic Logic




## Domino Logic



## Requirements


- Single transition
  - Once transitioned, it is done → like domino falling
- All inputs at 0 during precharge
  - 'Outputs' pre-charged to 1 then inverted to 0
    - I.e. Inputs are pre-charge to 0
- Non-inverting gates



Penn ESE 570 Spring 2017 – Khanna

31


## Cascaded Domino CMOS Logic Gates



Penn ESE 570 Spring 2017 – Khanna

32

## Cascaded Domino CMOS Logic Gates



Penn ESE 570 Spring 2017 – Khanna


33

## Charge Leakage



Penn ESE 570 Spring 2017 – Khanna


## CMOS Dynamic D Latch



Penn ESE 570 Spring 2017 – Khanna

35

## Comparison CMOS Static & Dynamic D-Latch



Penn ESE 570 Spring 2017 – Khanna

36

**EXAMPLE:**  
Consider the following CMOS D Latch circuit:

**NOTE: No cross-coupled inverters**

**CK = 1:** MP turns ON.  $C_x$  is charged up or down through MP depending on the input D voltage level.  $Q = D$ .

**CK = 0:** MP turns OFF, and  $C_x$  is isolated from input D. Q is determined by charge stored on  $C_x$  during previous CK = 1.

Penn ESE 570 Spring 2017 – Khanna 37

**During CK = 1:** Let  $D = 1$ , i.e.  $V_D = V_{DD}$ . MP is conducting and charges  $C_x$  to a "weak 1" (i.e.  $V_x = V_{DD} - V_{TnMP}$ ). M1 is ON:  $V_y = 0 \text{ V} < V_{TnM3} \Rightarrow$  M3 is OFF:  $V_Q = V_{DD} = 5 \text{ V}$  or  $Q = 1$ .

**During CK = 0:** Logic-level  $V_x$  is preserved through charge storage on  $C_x$ . However,  $V_x$  starts to drop due to leakage.

**WHAT IS THE MINIMUM  $V_x$  NEEDED TO KEEP  $Q = 1$  WHEN  $CK = 0$ ?**

Penn ESE 570 Spring 2017 – Khanna 38

**NOTE:** for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{TnM3} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF

**Assume that  $V_y = V_{Tn} = 1 \text{ V}$ , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Tn}$ )**

Penn ESE 570 Spring 2017 – Khanna 39

**NOTE:** for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{TnM3} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF

**Assume that  $V_y = V_{Tn} = 1 \text{ V}$ , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Tn}$ )**

$$\frac{k_{n,M1} \left(\frac{W}{L}\right)_n}{2} \left[ 2(V_x - V_{Tn})V_y - V_y^2 \right] - \frac{k_{p,M2} \left(\frac{W}{L}\right)_p}{2} (V_x - V_{DD} - V_{Tn})^2$$

$$\frac{20 \mu\text{A}/\text{V}^2}{2} (2[V_x - 1\text{V}]1\text{V} - 1\text{V}^2) - \frac{10 \mu\text{A}/\text{V}^2}{2} (V_x - 5\text{V} - (-1\text{V}))^2$$

$$[2V_x * 1\text{V} - 3\text{V}^2] - (V_x - 4\text{V})^2 \Rightarrow V_x^2 - 10VV_x + 19\text{V}^2 - 0 \Rightarrow V_x = 2.55\text{V}$$

Penn ESE 570 Spring 2017 – Khanna 40

**NOTE:** for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{TnM3} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF

**Assume that  $V_y = V_{Tn} = 1 \text{ V}$ , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Tn}$ )**

**$V_x = 2.55\text{V}$**

**i.e.  $V_x$  can drop from  $V_{x,max} = V_{DD} - V_{TnMP}$  to  $V_{x,min} = 2.55 \text{ V}$  due to charge leakage before  $V_Q$  is effected (i.e. the output changes state).**

Penn ESE 570 Spring 2017 – Khanna 41

### Charge Storage and Leakage

- Assume logic-high is stored onto  $V_x$  during active phase (CK=1)
- When CK=0,  $V_{in} \rightarrow 0$

Penn ESE 570 Spring 2017 – Khanna 42

### Charge Storage and Leakage

Penn ESE 570 Spring 2017 – Khanna 43

### Charge Storage and Leakage

Penn ESE 570 Spring 2017 – Khanna 44

### Reminder: (Bottom) Junction Capacitance

$x_d = \sqrt{\frac{2\epsilon_{si}}{q} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_0 + V)}$   $V = \text{Ext Bias} \rightarrow V_{SB}, V_{DB}$   
 $\phi_0 = \frac{kT}{q} \ln \left( \frac{N_A N_D}{n_i^2} \right)$  built-in junction potential

Penn ESE 570 Spring 2017 – Khanna 45

### Reminder: (Bottom) Junction Capacitance

$x_d = \sqrt{\frac{2\epsilon_{si}}{q} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_0 + V)}$   $V = \text{Ext Bias} \rightarrow V_{SB}, V_{DB}$   
 $\phi_0 = \frac{kT}{q} \ln \left( \frac{N_A N_D}{n_i^2} \right)$  built-in junction potential

$C_{j0} = \frac{\epsilon_{si}}{x_d} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$  Zero-bias capacitance (F/cm<sup>2</sup>)

Penn ESE 570 Spring 2017 – Khanna 46

### Reminder Sidewall Junction Capacitance

$C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$  (F/cm<sup>2</sup>)

Since all sidewalls have depth =  $x_j$ :  
 $C_{jsw} = C_{j0sw} x_j$  (F/cm)

Penn ESE 570 Spring 2017 – Khanna 47

### Junction Capacitance

$C_{j0} = \frac{\epsilon_{si}}{x_d} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$   $C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$

$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_0sw}}}$

Derived from 3.6 in text (p. 156-158)

Penn ESE 570 Spring 2017 – Khanna 48



### Junction Capacitance

$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

$$I_{leakage} = C_x \frac{dV_x}{dt}$$

$C_{ext} = C_{gb} + C_{poly} + C_{metal}$   
 $C_x = C_{ext} + C_j$

DRAIN-SUB PN JUNCTION

Penn ESE 570 Spring 2017 – Khanna 49

### Junction Capacitance

$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

$$I_{leakage} = C_x \frac{dV_x}{dt}$$

$C_{ext} = C_{gb} + C_{poly} + C_{metal}$   
 $C_x = C_{ext} + C_j$

DRAIN-SUB PN JUNCTION

FOR QUICK ESTIMATE OF WORST CASE LEAKAGE BEHAVIOR  
 worst case hold time ( $t_{hold}$ ) -> shortest time for  $V_x$  to drop from its initial logic "1" value  $V_{x-max}$  to  $V_{x-min}$  due to leakage.

Penn ESE 570 Spring 2017 – Khanna 50

### Junction Capacitance

$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

$$I_{leakage} = C_x \frac{dV_x}{dt}$$

$C_{ext} = C_{gb} + C_{poly} + C_{metal}$   
 $C_x = C_{ext} + C_j$

DRAIN-SUB PN JUNCTION

FOR QUICK ESTIMATE OF WORST CASE LEAKAGE BEHAVIOR  
 worst case hold time ( $t_{hold}$ ) -> shortest time for  $V_x$  to drop from its initial logic "1" value  $V_{x-max}$  to  $V_{x-min}$  due to leakage.

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min} (V_{x-max} - V_{x-min})}{I_{leakage-max}}$$

Penn ESE 570 Spring 2017 – Khanna 51

$(W/L)_n = 2$   
 $(W/L)_p = 4$   
 $k'_n = 20 \mu A/V^2$   
 $k'_p = 10 \mu A/V^2$   
 $V_{T0n} = 1.0 V$   
 $V_{T0p} = -1.0 V$   
 $\gamma = 0.37 V^{1/2}$   
 $2\phi_F = -0.6 V$

NOTE: for  $V_Q = V_{DD}$ , M3 must be OFF =>  $V_y \leq V_{T0n,M3} = 1.0 V$ ;  
 i.e. M1 is in LIN region and M2 is OFF

Assume that  $V_y = V_{T0n} = 1V$ , i.e. just small enough to keep M3 OFF  
 => M1 LINEAR and M2 SATURATION ( $V_{gd} > V_{top}$ )

$V_x = 2.55V$

i.e.  $V_x$  can drop from  $V_{x-max} = V_{DD} - V_{Tn,M1}$  to  $V_{x-min} = 2.55V$  due to charge leakage before  $V_Q$  is effected (i.e. the output changes state).

Penn ESE 570 Spring 2017 – Khanna 52

### Junction Capacitance

$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

$$I_{leakage} = C_x \frac{dV_x}{dt}$$

$C_{ext} = C_{gb} + C_{poly} + C_{metal}$   
 $C_x = C_{ext} + C_j$

DRAIN-SUB PN JUNCTION

FOR QUICK ESTIMATE OF WORST CASE LEAKAGE BEHAVIOR  
 worst case hold time ( $t_{hold}$ ) -> shortest time for  $V_x$  to drop from its initial logic "1" value  $V_{x-max}$  to  $V_{x-min}$  due to leakage.

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min} (V_{x-max} - V_{x-min})}{I_{leakage-max}}$$

$V_{x-max} = V_{DD} - V_{Tn,M1}$      $V_{x-min} = 2.55V$   
 $C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$

Penn ESE 570 Spring 2017 – Khanna 53

### Example


Consider the soft-node structure shown, which consists of the drain (or source depending on current direction) terminal of the pass transistor, connected to the poly gate of an nMOS driver transistor via a metal interconnect. Estimate the worst-case holding time if  $V_{DD} = 5V$  and the soft-node is initially charged to  $V_{x-max}$ . Assume that  $I_{leakage-max} = 0.85 pA$ .

$V_{x-max} = V_{DD} - V_{Tn,M1}$      $V_{x-min} = 2.55V$

Penn ESE 570 Spring 2017 – Khanna 54

### Example

$$\begin{aligned}
 C_{ox} &= 0.065 \text{ fF}/\mu\text{m}^2 \\
 C'_{metal} &= 0.036 \text{ fF}/\mu\text{m}^2 \\
 C'_{poly} &= 0.055 \text{ fF}/\mu\text{m}^2 \\
 C'_{g0} &= 0.095 \text{ fF}/\mu\text{m}^2 \\
 C_{poly} &= 0.2 \text{ fF}/\mu\text{m}
 \end{aligned}$$



$$\begin{aligned}
 C_{gb} &= C_{ox} W L_{mask} = 0.065 \text{ fF}/\mu\text{m}^2 (4 \mu\text{m} \times 2 \mu\text{m}) = 0.52 \text{ fF} \\
 C_{metal} &= C'_{metal} W L_{metal} = 0.036 \text{ fF}/\mu\text{m}^2 (5 \mu\text{m} \times 5 \mu\text{m}) = 0.90 \text{ fF} \\
 C_{poly} &= C'_{poly} W L_{poly} = 0.055 \text{ fF}/\mu\text{m}^2 (36 \mu\text{m}^2 + 6 \mu\text{m}^2 + 2 \mu\text{m}^2) = 2.42 \text{ fF} \\
 C_{n+p+} &= C J S W P_{n+p+} = 0.200 \text{ fF}/\mu\text{m} (18 \mu\text{m} + 6 \mu\text{m} + 2 \mu\text{m}) = 5.20 \text{ fF} \\
 C_{n+p} &= C J A_{n+p} = 0.095 \text{ fF}/\mu\text{m}^2 (36 \mu\text{m}^2 + 12 \mu\text{m}^2) = 4.56 \text{ fF}
 \end{aligned}$$

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$V_{x-max} = V_{DD} - V_{Th,MP} \approx 4V \quad V_{x-min} = 2.55V$$

$$\begin{aligned}
 VDD &= 5.0 \text{ V} \\
 VTO &= 1.0 \text{ V} \\
 PB &= 0.88 \text{ V} \\
 PBsw &= 0.95 \text{ V} \\
 I_{leakage,max} &= 0.85 \text{ pA}
 \end{aligned}$$

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$V_{x-max} = V_{DD} - V_{Th,MP} \approx 4V \quad V_{x-min} = 2.55V$$

$$\begin{aligned}
 VDD &= 5.0 \text{ V} \\
 VTO &= 1.0 \text{ V} \\
 PB &= 0.88 \text{ V} \\
 PBsw &= 0.95 \text{ V} \\
 I_{leakage,max} &= 0.85 \text{ pA}
 \end{aligned}$$

$$\begin{aligned}
 C_j(V) &= \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0,sw}}{\sqrt{1 + \frac{|V|}{\phi_{0,sw}}}} \\
 C_j(V_{x-max} = 4V) &= \frac{4.56 \text{ fF}}{\sqrt{1 + \frac{4V}{0.88}}} + \frac{5.20 \text{ fF}}{\sqrt{1 + \frac{4V}{0.95}}} = 4.21 \text{ fF}
 \end{aligned}$$

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$C_{x-min} = 0.52 \text{ fF} + 0.90 \text{ fF} + 2.42 \text{ fF} + 4.21 \text{ fF} = 8.05 \text{ fF}$$

$$\begin{aligned}
 VDD &= 5.0 \text{ V} \\
 VTO &= 1.0 \text{ V} \\
 PB &= 0.88 \text{ V} \\
 PBsw &= 0.95 \text{ V} \\
 I_{leakage,max} &= 0.85 \text{ pA}
 \end{aligned}$$

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$C_{x-min} = 0.52 \text{ fF} + 0.90 \text{ fF} + 2.42 \text{ fF} + 4.21 \text{ fF} = 8.05 \text{ fF}$$

$$\begin{aligned}
 VDD &= 5.0 \text{ V} \\
 VTO &= 1.0 \text{ V} \\
 PB &= 0.88 \text{ V} \\
 PBsw &= 0.95 \text{ V} \\
 I_{leakage,max} &= 0.85 \text{ pA}
 \end{aligned}$$


$$\min(t_{hold}) = \frac{8.05 \text{ fF}}{0.85 \text{ pA}} (4V - 2.55V) = 13.73 \text{ ms}$$

## Charge Sharing

Penn ESE 570 Spring 2017 – Khanna



## Dynamic Circuit Techniques




LOGIC LEVELS DURING INACTIVE CLOCK PHASE ARE STORED ON INPUT CAPS

Penn ESE 570 Spring 2017 – Khanna

62

## Shift Register


- Shift registers store and delay data
- Simple design: cascade of latches



Penn ESE 570 Spring 2017 – Khanna

63

## Shift Register with Dynamic D Latches



MAX CLOCK FREQUENCY IS DETERMINED BY SIGNAL PROPAGATION DELAY THROUGH ONE INVERTER STAGE.

HIGH Portion of  $\phi_1, \phi_2$  CLOCK PHASES MUST BE LONG ENOUGH:  $C_{in}$  to charge up or down and  $C_{out}$  to charge to new value.

When  $V_{out(i)} = 0V$  (or  $5V$ ) and  $V_{in(i+1)} = 5V$  (or  $0V$ ) for  $i = 1, 2$  (stage)


“Charge Sharing” is an issue when  $\phi_1/\phi_2$  close.

Penn ESE 570 Spring 2017 – Khanna

64

## Charge Sharing

$$V_b \gg V_a$$



$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is


$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$

Penn ESE 570 Spring 2017 – Khanna

65

## Charge Sharing

$$V_b \gg V_a$$



$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$


If  $V_b = V_{DD}$  and  $V_a \ll V_b \Rightarrow V_R \approx \frac{C_{out1} V_{DD}}{C_{out1} + C_{in2}}$

$$V_R \approx V_{DD} \text{ if } C_{out1} \gg C_{in2}$$

Penn ESE 570 Spring 2017 – Khanna

66

## Charge Sharing




“Rule of Thumb” make  
 $C_{out1} = 10 C_{in2}$

$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is  

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$
  
 If  $V_b = V_{DD}$  and  $V_a \ll V_b \Rightarrow V_R \approx \frac{C_{out1} V_{DD}}{C_{out1} + C_{in2}}$   
 $V_R \approx V_{DD}$  if  $C_{out1} \gg C_{in2}$


## Charge Sharing



$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is  

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$


## Charge Sharing



$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is  

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$
  
 If  $V_b = 0$  and  $V_a \gg V_b \Rightarrow V_R \approx \frac{C_{in2} V_{DD}}{C_{out1} + C_{in2}}$


## Charge Sharing



$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is  

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$
  
 If  $V_b = 0$  and  $V_a \gg V_b \Rightarrow V_R \approx \frac{C_{in2} V_{DD}}{C_{out1} + C_{in2}}$   
 If  $C_{out1} \gg C_{in2} \Rightarrow V_R \approx \frac{C_{in2} V_{DD}}{C_{out1}} \ll V_{DD}$

## Charge Sharing




“Rule of Thumb” make  
 $C_{out1} = 10 C_{in2}$

$\phi_2 = 0$ :  $Q_{out1} = C_{out1} V_b$  and  $Q_{in2} = C_{in2} V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1} V_b + C_{in2} V_a$  and  $C_{total} = C_{out1} + C_{in2}$   
 The resulting voltage across  $C_{total}$  is  

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1} V_b + C_{in2} V_a}{C_{out1} + C_{in2}}$$
  
 If  $V_b = 0$  and  $V_a \gg V_b \Rightarrow V_R \approx \frac{C_{in2} V_{DD}}{C_{out1} + C_{in2}}$   
 If  $C_{out1} \gg C_{in2} \Rightarrow V_R \approx \frac{C_{in2} V_{DD}}{C_{out1}} \ll V_{DD}$

## Shift Register with Dynamic D Latches




MAX CLOCK FREQUENCY IS DETERMINED BY SIGNAL PROPAGATION DELAY THROUGH ONE INVERTER STAGE.

HIGH Portion of  $\phi_1, \phi_2$  CLOCK PHASES MUST BE LONG ENOUGH:  $C_{in}$  to charge up or down and  $C_{out}$  to charge to new value.

When  $V_{out(i)} = 0V$  (or  $5V$ ) and  $V_{in(i+1)} = 5V$  (or  $0V$ ) for  $i = 1, 2$  (stage)

“Charge Sharing” is an issue when  $\phi_1, \phi_2$  close.

## Shift Register with Dynamic D Latches



Penn ESE 570 Spring 2017 – Khanna

73


## Domino Logic Design Considerations



Penn ESE 570 Spring 2017 – Khanna

## Requirements


- Single transition
  - Once transitioned, it is done → like domino falling
- All inputs at 0 during precharge
  - 'Outputs' pre-charged to 1 then inverted to 0
    - I.e. Inputs are pre-charge to 0
- Non-inverting gates



Penn ESE 570 Spring 2017 – Khanna

75

## Cascaded Domino CMOS Logic Gates




Penn ESE 570 Spring 2017 – Khanna

76

## Pre-charge Leakage


weak pull-up (small  $k_p$ , i.e. large  $L/W$ ) pMOS transistor used maintain a precharged high if the clock were to stop.  
Weakened so that it does not interfere with pull-down



Penn ESE 570 Spring 2017 – Khanna

77

## Charge Sharing within PDN



$$V_x = \frac{V_{DD} C_1}{C_1 + C_2}$$


KEEP  $C_2 \ll C_1$

1. Assume initially that all inputs are 0V and voltage across  $C_2$  is at 0V.
2. During pre-charge, i.e.  $CK = 0$ ,  $C_1$  is charged to  $V_{DD}$ .
3. If the input to N1 switches from 0 to 1 during the evaluation phase, i.e.  $CK = 1$ , charge initially stored on  $C_1$  will be shared with  $C_2$ ; thus, reducing the value of  $V_x$ .

Penn ESE 570 Spring 2017 – Khanna

78

## Charge Sharing within PDN




EFFECTIVELY REDUCES ALL CHARGE SHARING PROBLEMS DURING EVALUATION

Penn ESE 570 Spring 2017 – Khanna

79

## Charge Sharing within PDN

MULTIPLE OUTPUT DOMINO LOGIC - ALLOWS SIMULTANEOUS REALIZATION OF SEVERAL FUNCTIONS




EFFECTIVELY REDUCES ALL CHARGE SHARING PROBLEMS DURING EVALUATION

Penn ESE 570 Spring 2017 – Khanna

80

## Charge Sharing within PDN



$$Z1 = G1 + P1 * P0$$

$$Z2 = G2 + P2 * G1 + P2 * P1 * P0 = G2 + P2 * Z1$$

$$Z3 = G3 + P3 * G2 + P3 * P2 * G1 + P3 * P2 * P1 * P0 = G3 + P3 * Z2$$

$$Z4 = G4 + P4 * G3 + P4 * P3 * G2 + P4 * P3 * P2 * G1 + P4 * P3 * P1 * P0 = G4 + P4 * Z3$$

Penn ESE 570 Spring 2017 – Khanna

81

## CMOS Logic

- Best option in the majority of CMOS circuits
- Advantages:
  - Noise-immunity not sensitive to  $k_n/k_p$
  - does not involve pre-charging of nodes
  - dissipates no DC power
  - layout can be automated
- Disadvantages:
  - Large fan-in gates lead to complex circuit structures (2N transistors)
  - larger parasitics
  - slower and higher dynamic power dissipation than alternatives
  - no clock and no synchronization.

Penn ESE 570 Spring 2017 – Khanna

82

## Pseudo-nMOS/Ratioed Logic

- Finds widest utility in large fan-in gates
- Advantages:
  - Requires only N+1 transistors for N fan-in
  - smaller parasitics
  - faster and lower dynamic power dissipation than full CMOS
- Disadvantages:
  - Noise-immunity sensitive to  $k_n/k_p$
  - dissipates DC power when pulled down
  - not well-suited for automated layout
  - no clock and no synchronization.

Penn ESE 570 Spring 2017 – Khanna

83

## CMOS domino-logic

- Used for low-power, high-speed applications.
- Advantages:
  - Requires N+k transistors for N fan-in (size advantages of pseudo-nMOS)
  - dissipates no DC power
  - noise immunity not sensitive to  $k_n/k_p$
  - use of clocks enables synchronous operation
- Disadvantages:
  - Relies on storage on soft nodes
  - will require thorough simulation at all the process corners to insure proper operation
  - some of the speed advantage over static gates is diminished by the required pre-charge (pre-discharge) time

Penn ESE 570 Spring 2017 – Khanna

84

## Ideas

- Leads to clocked circuit discipline
  - Uses state holding element (eg. Latches and registers)
  - Prevents timing assumptions and complex reasoning about all possible timings
- Dynamic/clocked logic
  - Only build/drive one pulldown network
  - Fast transition propagation
- Domino Logic allows for cascading
- Charge Leakage
  - Constrains maximum clock frequency
- Charge Sharing with pass gates
  - Need to size carefully
- Different logic-types for different applications

## Admin

- HW 7 out now
  - Due 4/6 @ **midnight**
  - EC due 4/9 @ **midnight**
- Start getting groups together for project
  - Groups of 2
  - Names due by 4/6
  - Use piazza to find partners