

## ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lec 19: March 30, 2017  
Dynamic Logic, Charge Injection



Penn ESE 570 Spring 2017 – Khanna

## Lecture Outline


- ❑ Review: Sequential MOS Logic
  - D-Latch
- ❑ Dynamic Logic
  - Domino Logic
  - ❑ Charge Leakage
  - ❑ Charge Sharing
- ❑ Domino Logic Design Considerations
- ❑ Logic Comparisons

Penn ESE 570 Spring 2017 – Khanna

2

## Latch Design

- Pass Transistor Latch
- Pros
  - + Tiny
  - + Low clock load
- Cons
  - $V_t$  drop
  - nonrestoring
  - backdriving
  - output noise sensitivity
  - dynamic
  - diffusion input



Used in 1970's

Penn ESE 570 Spring 2017 - Khanna

3

## Latch Design

- Transmission gate
  - + No  $V_t$  drop
  - Requires inverted clock




Penn ESE 570 Spring 2017 - Khanna

4

## Latch Design

- Inverting buffer
  - + Restoring
  - + No backdriving
  - + Fixes either
    - Output noise sensitivity
    - Or diffusion input
  - Inverted output




Penn ESE 570 Spring 2017 - Khanna

5

## Latch Design

- Buffered input
  - + Fixes diffusion input
  - + Noninverting




Penn ESE 570 Spring 2017 - Khanna

6

## Typical Latch Design


- Buffered output + No backdriving
- Widely used in standard cells
  - + Very robust (most important)
  - Rather large
  - Rather slow (1.5 – 2 FO4 delays)
  - High clock loading



Penn ESE 570 Spring 2017 - Khanna

7

## Static CMOS TG D-LATCH – 8 Transistors




\*\*Transistor level implementation using transmission gates requires fewer transistors

Penn ESE 570 Spring 2017 - Khanna

8


## Static CMOS TG D-LATCH



Penn ESE 570 Spring 2017 - Khanna

9

## Static CMOS TG D-LATCH



When  $\text{CK} = 1$  output  $Q = D$ , and tracks  $D$  until  $\text{CK} = 0$ , the D-Latch is referred to positive level triggered.


When  $\text{CK} \rightarrow 1$  to 0, the  $Q = D$  is captured, held (or stored) in the Latch.

Penn ESE 570 Spring 2017 - Khanna


10

## CMOS D Edge Triggered Flip-Flop

### Negative D-Latch



### Positive D-Latch




$$\begin{aligned} \text{Positive Edge Triggered D Flip-Flop} &= \text{Negative D-Latch} + \text{Positive D-Latch} \\ \text{Negative Edge Triggered D Flip-Flop} &= \text{Positive D-Latch} + \text{Negative D-Latch} \end{aligned}$$

Penn ESE 570 Spring 2017 - Khanna




11

## Impact of Non-ideal Clock on D-Latch Operation



Penn ESE 570 Spring 2017 - Khanna

12



### Logic Comparison Overview

**STATIC LOGIC GATES:** valid logic levels are steady-state op points. Outputs are generated in response to input voltage levels after a certain time delay. Output levels are preserved as long as there is power, i.e. no refresh is needed.

**DYNAMIC LOGIC GATES:** valid logic level are not steady-state op points and depend on temporary storage of charge on parasitic node capacitances. Outputs are generated in response to input voltage levels and a clock. Requires periodic updating or refresh.

**ADVANTAGES:**

1. Allows implementation of simple sequential circuits with memory functions.
2. Use of common clock signals throughout the system enables the synchronization of various circuit blocks.
3. Implementation of complex functions generally use less die area than static circuits.
4. Often dissipates less dynamic power than static designs, due to smaller parasitic capacitances.

Penn ESE 570 Spring 2017 – Khanna

### Logic Comparison Overview

**STATIC LOGIC GATES:** valid logic levels are steady-state op points. Outputs are generated in response to input voltage levels after a certain time delay. Output levels are preserved as long as there is power, i.e. no refresh is needed.

**DYNAMIC LOGIC GATES:** valid logic level are not steady-state op points and depend on temporary storage of charge on parasitic node capacitances. Outputs are generated in response to input voltage levels and a clock. Requires periodic updating or refresh.

**ADVANTAGES:**

1. Allows implementation of simple sequential circuits with memory functions.
2. Use of common clock signals throughout the system enables the synchronization of various circuit blocks.
3. Implementation of complex functions generally use less die area than static circuits.
4. Often dissipates less dynamic power than static designs, due to smaller parasitic capacitances.



Penn ESE 570 Spring 2017 – Khanna

### Comparison of Logic Implementations

The diagram compares a static logic implementation (left) and a dynamic logic implementation (right). The static logic implementation is a standard OR gate with inputs A and B, and output Y. The dynamic logic implementation is a two-phase clocked SR flip-flop. It has inputs A and B, and control inputs  $\bar{\varphi}_1$  and  $\bar{\varphi}_2$ . The output Y is shown with two values: 1 and 2, indicating the state transition during the clock cycle.

Penn ESE 570 Spring 2017 – Khanna




### Comparison of Logic Implementations



Penn ESE 570 Spring 2017 – Khanna

19





### Comparison of Logic Implementations



Penn ESE 570 Spring 2017 – Khanna

20


### Comparison of Logic Implementations



Penn ESE 570 Spring 2017 – Khanna

21


### Dynamic CMOS Precharge



Penn ESE 570 Spring 2017 – Khanna

22


### Dynamic CMOS Precharge



Penn ESE 570 Spring 2017 – Khanna

23

### Dynamic (Clocked) Logic: Example




$CK = 0 \Rightarrow Z = ?$   
 $CK = 1 \Rightarrow Z = ?$

Penn ESE 570 Spring 2017 – Khanna

24

## Comparison of Static and Dynamic Logic

ADVANTAGES ?



DISADVANTAGES ?


Penn ESE 570 Spring 2017 – Khanna

25

## Comparison of Static and Dynamic Logic

### ADVANTAGES

- Requires  $N+2$  transistors to realize an  $N$ -input gate.
- Low static power dissipation.
- No dc current paths to place constraints on device sizing.
- Input capacitance same as pseudo nMOS gate.
- Pull-up time is improved by active switch to  $V_{DD}$ .



Penn ESE 570 Spring 2017 – Khanna

26

## Comparison of Static and Dynamic Logic


### ADVANTAGES/DISADVANTAGES

- Requires  $N+2$  transistors to realize an  $N$ -input gate.
- Low static power dissipation.
- No dc current paths to place constraints on device sizing.
- Input capacitance same as pseudo nMOS gate.
- Pull-up time is improved by active switch to  $V_{DD}$ .
- Output is available  $\leq 50\%$  of the time.**
- Pull-down time is degraded due to series active switch to 0.
- Logic output value can be degraded due to charge sharing with other gate capacitances connected to the output.
- Minimum clock rate determined by leakage on  $C$ .
- Maximum clock rate determined by  $C$  discharge time and input delays.
- Inputs can only change during the precharge phase. Inputs must be stable during evaluation; otherwise an incorrect value on an input could erroneously discharge the output node.

Penn ESE 570 Spring 2017 – Khanna

27


## Cascaded Dynamic Logic



Penn ESE 570 Spring 2017 – Khanna

28

## Cascaded Dynamic Logic




PROBLEM: ALL STAGES MUST EVALUATE SIMULTANEOUSLY  
SINGLE CLOCK DOES NOT PERMIT PIPELINING OF STAGES

Penn ESE 570 Spring 2017 – Khanna

29

## Domino Logic




Penn ESE 570 Spring 2017 – Khanna

30

## Requirements


- Single transition
  - Once transitioned, it is done → like domino falling
- All inputs at 0 during precharge
  - ‘Outputs’ pre-charged to 1 then inverted to 0
    - I.e. Inputs are pre-charge to 0
- Non-inverting gates



Penn ESE 570 Spring 2017 – Khanna

31


## Cascaded Domino CMOS Logic Gates



Penn ESE 570 Spring 2017 – Khanna

32

## Cascaded Domino CMOS Logic Gates



Penn ESE 570 Spring 2017 – Khanna


33

## Charge Leakage



Penn ESE 570 Spring 2017 – Khanna


## CMOS Dynamic D Latch



Penn ESE 570 Spring 2017 – Khanna

35

## Comparison CMOS Static & Dynamic D-Latch




Penn ESE 570 Spring 2017 – Khanna

36

### EXAMPLE:

Consider the following CMOS D Latch circuit:




**CK = 1:** MP turns ON.  $C_x$  is charged up or down through MP depending on the input D voltage level. Q = D.

**CK = 0:** MP turns OFF, and  $C_x$  is isolated from input D. Q is determined by charge stored on  $C_x$  during previous CK = 1.

Penn ESE 570 Spring 2017 – Khanna

37




During CK = 1: Let D = 1, i.e.  $V_D = V_{DD}$ . MP is conducting and charges  $C_x$  to a "weak 1" (i.e.  $V_x = V_{DD} - V_{T_{On,MP}}$ ). M1 is ON:  $V_y = 0 \text{ V} < V_{T_{On,M3}} \Rightarrow M3$  is OFF:  $V_Q = V_{DD} = 5 \text{ V}$  or Q = 1.

During CK = 0: Logic-level V<sub>x</sub> is preserved through charge storage on  $C_x$ . However, V<sub>x</sub> starts to drop due to leakage.

WHAT IS THE MINIMUM V<sub>x</sub> NEEDED TO KEEP Q = 1 WHEN CK = 0?

Penn ESE 570 Spring 2017 – Khanna

38




NOTE: for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{T_{On,M3}} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF

Assume that  $V_y = V_{T_{On}} = 1 \text{ V}$  , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Top}$ )

Penn ESE 570 Spring 2017 – Khanna

39




NOTE: for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{T_{On,M3}} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF

Assume that  $V_y = V_{T_{On}} = 1 \text{ V}$  , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Top}$ )

$$\frac{k_n M_1}{2} \left( \frac{W}{L} \right)_n \left[ 2(V_x - V_{T_{On}}) V_y - V_y^2 \right] - \frac{k_p M_2}{2} \left( \frac{W}{L} \right)_p \left( V_x - V_{DD} - V_{T_{Off}} \right)^2 \\ \frac{20 \mu\text{A}/V^2}{2} \left[ 2(V_x - 1\text{V}) 1\text{V} - 1\text{V}^2 \right] - \frac{10 \mu\text{A}/V^2}{2} (4)(V_x - 5\text{V} - (-1\text{V}))^2 \\ \left[ 2V_x * 1\text{V} - 3\text{V}^2 \right] - (V_x - 4\text{V})^2 \Rightarrow V_x^2 - 10VV_x + 19\text{V}^2 - 0 \Rightarrow V_x = 2.55\text{V}$$

Penn ESE 570 Spring 2017 – Khanna

40



NOTE: for  $V_Q = V_{DD}$ , M3 must be OFF  $\Rightarrow V_y \leq V_{T_{On,M3}} = 1.0 \text{ V}$ ; i.e. M1 is in LIN region and M2 is OFF


Assume that  $V_y = V_{T_{On}} = 1 \text{ V}$  , i.e. just small enough to keep M3 OFF  $\Rightarrow$  M1 LINEAR and M2 SATURATION ( $V_{GD} > V_{Top}$ )

$$V_x = 2.55\text{V}$$

i.e.  $V_x$  can drop from  $V_{x_{max}} = V_{DD} - V_{T_{MP}}$  to  $V_{x_{min}} = 2.55 \text{ V}$  due to charge leakage before  $V_Q$  is effected (i.e. the output changes state).

Penn ESE 570 Spring 2017 – Khanna



41



- Assume logic-high is stored onto  $V_x$  during active phase (CK=1)
- When CK=0,  $V_{in} \rightarrow 0$

Penn ESE 570 Spring 2017 – Khanna

42



### Reminder: (Bottom) Junction Capacitance

$n^+, p$  junctions

$x_d = \sqrt{\frac{2\epsilon_{si}}{q} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_0 + V)}$

$\phi_0 = \frac{kT}{q} \ln \left( \frac{N_A N_D}{n_i^2} \right)$

$V = \text{Ext Bias} \leftrightarrow V_{SB}, V_{DB}$

Penn ESE 570 Spring 2017 – Khanna 45

### Reminder (Bottom) Junction Capacitance

$n^+, p$  junctions

$x_d = \sqrt{\frac{2\epsilon_{si}}{q} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_0 + V)}$

$\phi_0 = \frac{kT}{q} \ln \left( \frac{N_A N_D}{n_i^2} \right)$

$V = \text{Ext Bias} \leftrightarrow V_{SB}, V_{DB}$

$C_{j0} = \frac{\epsilon_{si} q}{x_d} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$

Zero-bias capacitance ( $F/cm^2$ )

Penn ESE 570 Spring 2017 – Khanna 46

### Reminder Sidewall Junction Capacitance

#### $n^+, p^+$ junctions (Sidewalls)

$$C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A(sw) \cdot N_D}{N_A(sw) + N_D} \cdot \frac{1}{\phi_0}}$$

Since all sidewalls have depth =  $x_j$ :

$$C_{jsw} = C_{j0sw} \cdot x_j \quad (F/cm)$$

Penn ESE 570 Spring 2017 – Khanna 47

### Junction Capacitance


$$C_{j0} = \frac{\epsilon_{si} q}{x_d} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A \cdot N_D}{N_A + N_D} \cdot \frac{1}{\phi_0}}$$

$$C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \cdot \frac{N_A(sw) \cdot N_D}{N_A(sw) + N_D} \cdot \frac{1}{\phi_0}}$$


$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

Derived from 3.6 in text (p. 156-158)


Penn ESE 570 Spring 2017 – Khanna 48




49




50




51



52



53



54

### Example


$$C_{ox} = 0.065 \text{ fF}/\mu\text{m}^2$$

$$C_{metal} = 0.036 \text{ fF}/\mu\text{m}^2$$

$$C_{poly} = 0.055 \text{ fF}/\mu\text{m}^2$$

$$C_{j0} = 0.095 \text{ fF}/\mu\text{m}^2$$

$$C_{pow} = 0.2 \text{ fF}/\mu\text{m}$$



$$C_{gb} = C_{ox} W L_{max} = 0.065 \text{ fF}/\mu\text{m}^2 (4 \mu\text{m} \times 2 \mu\text{m}) = 0.52 \text{ fF}$$

$$C_{metal} = C_{metal}^* W L_{metal} = 0.036 \text{ fF}/\mu\text{m}^2 (5 \mu\text{m} \times 5 \mu\text{m}) = 0.90 \text{ fF}$$

$$C_{poly} = C_{poly}^* W L_{poly} = 0.055 \text{ fF}/\mu\text{m}^2 (36 \mu\text{m}^2 + 6 \mu\text{m}^2 + 2 \mu\text{m}^2) = 2.42 \text{ fF}$$

$$C_{n+p+} = CJSW P_{n+p+} = 0.200 \text{ fF}/\mu\text{m} (18 \mu\text{m} + 6 \mu\text{m} + 2 \mu\text{m}) = 5.20 \text{ fF}$$

$$C_{n+p} = CJ A_{n+p} = 0.095 \text{ fF}/\mu\text{m}^2 (36 \mu\text{m}^2 + 12 \mu\text{m}^2) = 4.56 \text{ fF}$$

Penn ESE 570 Spring 2017 – Khanna

55

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min}}{I_{leakage-max}} - \Delta V_x = \frac{C_{x-min}}{I_{leakage-max}} - (V_{x-max} - V_{x-min})$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

Penn ESE 570 Spring 2017 – Khanna

56

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min} - \Delta V_x}{I_{leakage-max}} = \frac{C_{x-min}}{I_{leakage-max}} - (V_{x-max} - V_{x-min})$$

$$\boxed{\begin{aligned} VDD &= 5.0 \text{ V} \\ VT0 &= 1.0 \text{ V} \\ PB &= 0.88 \text{ V} \\ PBSw &= 0.95 \text{ V} \\ I_{leakage,max} &= 0.85 \text{ pA} \end{aligned}}$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$V_{x-max} = V_{DD} - V_{Th,MP} \approx 4V \quad V_{x-min} = 2.55V$$

Penn ESE 570 Spring 2017 – Khanna

57

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min}}{I_{leakage-max}} - \Delta V_x = \frac{C_{x-min}}{I_{leakage-max}} - (V_{x-max} - V_{x-min})$$

$$\boxed{\begin{aligned} VDD &= 5.0 \text{ V} \\ VT0 &= 1.0 \text{ V} \\ PB &= 0.88 \text{ V} \\ PBSw &= 0.95 \text{ V} \\ I_{leakage,max} &= 0.85 \text{ pA} \end{aligned}}$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$V_{x-max} = V_{DD} - V_{Th,MP} \approx 4V \quad V_{x-min} = 2.55V$$

$$C_j(V) = \frac{A \cdot C_{j0}}{\sqrt{1 + \frac{|V|}{\phi_0}}} + \frac{P \cdot C_{j0sw}}{\sqrt{1 + \frac{|V|}{\phi_{0sw}}}}$$

$$C_j(V_{x-max} = 4V) = \frac{4.56 \text{ fF}}{\sqrt{1 + \frac{|4V|}{0.88}}} + \frac{5.20 \text{ fF}}{\sqrt{1 + \frac{|4V|}{0.95}}} = 4.21 \text{ fF}$$

Penn ESE 570 Spring 2017 – Khanna

58

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min}}{I_{leakage-max}} - \Delta V_x = \frac{C_{x-min}}{I_{leakage-max}} - (V_{x-max} - V_{x-min})$$

$$\boxed{\begin{aligned} VDD &= 5.0 \text{ V} \\ VT0 &= 1.0 \text{ V} \\ PB &= 0.88 \text{ V} \\ PBSw &= 0.95 \text{ V} \\ I_{leakage,max} &= 0.85 \text{ pA} \end{aligned}}$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$C_{x-min} = 0.52 \text{ fF} + 0.90 \text{ fF} + 2.42 \text{ fF} + 4.21 \text{ fF} = 8.05 \text{ fF}$$

Penn ESE 570 Spring 2017 – Khanna

59

### Example

$$\min(t_{hold}) = \Delta t = \frac{C_{x-min}}{I_{leakage-max}} - \Delta V_x = \frac{C_{x-min}}{I_{leakage-max}} - (V_{x-max} - V_{x-min})$$

$$\boxed{\begin{aligned} VDD &= 5.0 \text{ V} \\ VT0 &= 1.0 \text{ V} \\ PB &= 0.88 \text{ V} \\ PBSw &= 0.95 \text{ V} \\ I_{leakage,max} &= 0.85 \text{ pA} \end{aligned}}$$

$$C_{x-min} = C_{ext} + C_{j,min} = C_{ext} + C_j(V = V_{x-max})$$

$$C_{x-min} = 0.52 \text{ fF} + 0.90 \text{ fF} + 2.42 \text{ fF} + 4.21 \text{ fF} = 8.05 \text{ fF}$$

$$\min(t_{hold}) = \frac{8.05 \text{ fF}}{0.85 \text{ pA}} (4V - 2.55V) = 13.73 \text{ ms}$$

Penn ESE 570 Spring 2017 – Khanna


60

## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

## Dynamic Circuit Techniques




LOGIC LEVELS DURING INACTIVE CLOCK PHASE ARE STORED ON INPUT CAPS

Penn ESE 570 Spring 2017 – Khanna

62

## Shift Register


- Shift registers store and delay data
- Simple design: cascade of latches



Penn ESE 570 Spring 2017 – Khanna

63

## Shift Register with Dynamic D Latches



MAX CLOCK FREQUENCY IS DETERMINED BY SIGNAL PROPAGATION DELAY THROUGH ONE INVERTER STAGE.

HIGH Portion of  $\phi_1, \phi_2$  CLOCK PHASES MUST BE LONG ENOUGH:  
 $C_{in}$  to charge up or down and  $C_{out}$  to change to new value.


When  $V_{out(i)} = 0V$  (or 5V) and  $V_{in(i+1)} = 5V$  (or 0V) for  $i = 1, 2$  (stage)

"Charge Sharing" is an issue when  $\phi_1/\phi_2$  close.

Penn ESE 570 Spring 2017 – Khanna

64

## Charge Sharing



$\phi_2 = 0$ :  $Q_{out1} = C_{out1}V_b$  and  $Q_{in2} = C_{in2}V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1}V_b + C_{in2}V_a$  and  $C_{total} = C_{out1} + C_{in2}$


The resulting voltage across  $C_{total}$  is

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1}V_b + C_{in2}V_a}{C_{out1} + C_{in2}}$$

Penn ESE 570 Spring 2017 – Khanna

65

## Charge Sharing



$\phi_2 = 0$ :  $Q_{out1} = C_{out1}V_b$  and  $Q_{in2} = C_{in2}V_a$   
 $\phi_2 = 1$ :  $Q_{total} = C_{out1}V_b + C_{in2}V_a$  and  $C_{total} = C_{out1} + C_{in2}$

The resulting voltage across  $C_{total}$  is

$$V_R = \frac{Q_{total}}{C_{total}} = \frac{C_{out1}V_b + C_{in2}V_a}{C_{out1} + C_{in2}}$$


If  $V_b = V_{DD}$  and  $V_a \ll V_b \Rightarrow V_R \approx \frac{C_{out1}V_{DD}}{C_{out1} + C_{in2}}$

$$V_R \approx V_{DD} \text{ if } C_{out1} \gg C_{in2}$$

Penn ESE 570 Spring 2017 – Khanna

66


## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

67


## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

68


## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

69


## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

70


## Charge Sharing



Penn ESE 570 Spring 2017 – Khanna

71

## Shift Register with Dynamic D Latches



MAX CLOCK FREQUENCY IS DETERMINED BY SIGNAL PROPAGATION DELAY THROUGH ONE INVERTER STAGE.







HIGH Portion of  $\Phi_1, \Phi_2$  CLOCK PHASES MUST BE LONG ENOUGH:  
 $C_{in}$  to charge up or down and  $C_{out}$  to charge to new value.

When  $V_{out(i)} = 0V$  (or  $5V$ ) and  $V_{in(i+1)} = 5V$  (or  $0V$ ) for  $i = 1, 2$  (stage)


“Charge Sharing” is an issue when  $\Phi_1, \Phi_2$  close.

Penn ESE 570 Spring 2017 – Khanna

72



## Charge Sharing within PDN




EFFECTIVELY REDUCES ALL CHARGE SHARING PROBLEMS DURING EVALUATION

Penn ESE 570 Spring 2017 – Khanna

79

## Charge Sharing within PDN

MULTIPLE OUTPUT DOMINO LOGIC - ALLOWS SIMULTANEOUS REALIZATION OF SEVERAL FUNCTIONS




EFFECTIVELY REDUCES ALL CHARGE SHARING PROBLEMS DURING EVALUATION

Penn ESE 570 Spring 2017 – Khanna

80

## Charge Sharing within PDN



$$Z_1 = G_1 + P_1 * P_0$$

$$Z_2 = G_2 + P_2 * G_1 + P_2 * P_1 * P_0 = G_2 + P_2 * Z_1$$

$$Z_3 = G_3 + P_3 * G_2 + P_3 * P_2 * G_1 + P_3 * P_2 * P_1 * P_0 = G_3 + P_3 * Z_2$$

$$Z_4 = G_4 + P_4 * G_3 + P_4 * P_3 * G_2 + P_4 * P_3 * P_2 * G_1 + P_4 * P_3 * P_2 * P_1 * P_0 = G_4 + P_4 * Z_3$$

Penn ESE 570 Spring 2017 – Khanna

81

## CMOS Logic

❑ Best option in the majority of CMOS circuits

❑ Advantages:

- Noise-immunity not sensitive to  $k_n/k_p$
- does not involve pre-charging of nodes
- dissipates no DC power
- layout can be automated

❑ Disadvantages:

- Large fan-in gates lead to complex circuit structures (2N transistors)
- larger parasitics
- slower and higher dynamic power dissipation than alternatives
- no clock and no synchronization.

Penn ESE 570 Spring 2017 – Khanna

82

## Pseudo-nMOS/Ratioed Logic

❑ Finds widest utility in large fan-in gates

❑ Advantages:

- Requires only  $N+1$  transistors for  $N$  fan-in
- smaller parasitics
- faster and lower dynamic power dissipation than full CMOS

❑ Disadvantages:

- Noise-immunity sensitive to  $k_n/k_p$
- dissipates DC power when pulled down
- not well-suited for automated layout
- no clock and no synchronization.

Penn ESE 570 Spring 2017 – Khanna

83

## CMOS domino-logic

❑ Used for low-power, high-speed applications.

❑ Advantages:

- Requires  $N+k$  transistors for  $N$  fan-in (size advantages of pseudo-nMOS)
- dissipates no DC power
- noise immunity not sensitive to  $k_n/k_p$
- use of clocks enables synchronous operation

❑ Disadvantages:

- Relies on storage on soft nodes
- will require thorough simulation at all the process corners to insure proper operation
- some of the speed advantage over static gates is diminished by the required pre-charge (pre-discharge) time

Penn ESE 570 Spring 2017 – Khanna

84

## Ideas

- ❑ Leads to clocked circuit discipline
  - Uses state holding element (eg. Latches and registers)
  - Prevents timing assumptions and complex reasoning about all possible timings
- ❑ Dynamic/clocked logic
  - Only build/drive one pulldown network
  - Fast transition propagation
- ❑ Domino Logic allows for cascading
- ❑ Charge Leakage
  - Constrains maximum clock frequency
- ❑ Charge Sharing with pass gates
  - Need to size carefully
- ❑ Different logic-types for different applications

Penn ESE 570 Spring 2017 – Khanna

85

## Admin

- ❑ HW 7 out now
  - Due 4/6 @ **midnight**
  - EC due 4/9 @ **midnight**
- ❑ Start getting groups together for project
  - Groups of 2
  - Names due by 4/6
  - Use piazza to find partners

Penn ESE 570 Spring 2017 – Khanna

86