

ESE 6680: Mixed Signal Design and Modeling

Lec 20: April 10, 2023

Data Converter Testing




Data Converter Testing

- ❑ Measuring DNL & INL
 - Servo-loop
 - Code density testing (histogram testing)
- ❑ Dynamic tests
 - Spectral testing → Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
 - Direct Discrete Fourier Transform (DFT) based measurements utilizing sinusoidal signals
 - DFT measurements including windowing
 - Relationship between: DNL & SNR, INL & SFDR
 - Effective number of bits (ENOB)

ADC DNL/INL (endpoint)

- ❑ 1. Endpoints connected
- ❑ 2. Ideal characteristics derived eliminating offset & full-scale error (same as for DNL)
- ❑ 3. DNL \rightarrow deviation of code width from D (1LSB)
- ❑ 4. INL \rightarrow deviation of code transition from ideal





How to Measure DNL/INL

- DAC:
 - Simply apply digital codes and use a good voltmeter to measure corresponding analog output



How to Measure DNL/INL


□ DAC:

- Simply apply digital codes and use a good voltmeter to measure corresponding analog output

□ ADC



- Not as simple as DAC → need to find "decision levels", i.e. input voltages at all code boundaries
- One way: Adjust voltage source to find exact code trip points "code boundary servo"

Code Boundary Servo




Code Boundary Servo

- i_1 and i_2 are small, and C_1 is large ($\Delta V = i_t / C_1$), so the ADC analog input moves a small fraction of an LSB (e.g. 0.1LSB) each sampling period
- For an input code of 101, the ADC analog input settles to the code boundary shown



Code Boundary Servo






Code Boundary Servo

- ❑ A very good digital voltmeter (DVM) measures the analog input voltage corresponding to the desired code boundary
- ❑ DVMs have some interesting properties
 - They can have very high resolutions ($8\frac{1}{2}$ decimal digit meters are inexpensive)
 - To achieve stable readings, DVMs average voltage measurements over multiple 60Hz ac line cycles to filter out pickup in the measurement loop


Code Boundary Servo

- ❑ ADCs of all kinds are notorious for kicking back high-frequency, signal-dependent glitches to their analog inputs
- ❑ A magnified view of an analog input glitch follows ...




Code Boundary Servo

- ❑ Just before the input is sampled and conversion starts, the analog input is pretty quiet
- ❑ As the converter begins to quantize the signal, it kicks back charge




Code Boundary Servo

- ❑ The difference between what the ADC measures and what the DVM measures is not ADC INL, it's error in the INL measurement
- ❑ How do we control this error?



Code Boundary Servo

- ❑ A large C_2 reduces the effect of kick-back
- ❑ At the expense of longer measurement time





How to Measure DNL/INL

□ DAC:

- Simply apply digital codes and use a good voltmeter to measure corresponding analog output

□ ADC


- Not as simple as DAC → need to find "decision levels", i.e. input voltages at all code boundaries
- One way: Adjust voltage source to find exact code trip points "code boundary servo"
- More versatile: Histogram testing → Apply a signal with known amplitude distribution and analyze digital code distribution at ADC output



Histogram Testing

- ❑ Code boundary measurements are slow
 - Long testing time
- ❑ Histogram testing
 - Apply input with known pdf (e.g. ramp) & quantize
 - Measure output pdf
 - Derive INL and DNL from deviation of measured pdf from expected result

Histogram Test Setup




- ❑ Slow (relative to conversion time) linear ramp applied to ADC
- ❑ DNL derived directly from total number of occurrences of each code @ the output of the ADC

A/D Histogram Test Using Ramp Signal

□ Example:


- ADC sampling rate: $f_s = 100\text{kHz}$ → $T_s = 10\mu\text{s}$
- $1\text{LSB} = 10\text{mV}$
 - For 0.01LSB measurement resolution:
 - → $n = 100$ samples/code
 - → Ramp duration per code = $100 \times 10\mu\text{s} = 1\text{ms}$
 - → Ramp slope: $10\text{mV}/\text{ms}$





A/D Histogram Test Using Ramp Signal

□ Example:



- ADC sampling rate: $f_s = 100\text{kHz}$ → $T_s = 10\mu\text{s}$
- $1\text{LSB} = 10\text{mV}$
 - For 0.01LSB measurement resolution:
 - → $n = 100$ samples/code
 - → Ramp duration per code = $100 \times 10\mu\text{s} = 1\text{ms}$
 - → Ramp slope: $10\text{mV}/\text{ms}$



Ramp Histogram Example: Ideal 3-bit ADC




Ramp Histogram Example: Real 3-bit ADC




DNL from Histogram

- ❑ 1- Remove “Over-range bins” (0 and full-scale)
- ❑ 2- Compute average count/bin ($600/6=100$ in this case)




DNL from Histogram

- 3- Normalize:
 - Divide histogram by average count/bin
 - → ideal bins have exactly the average count, which, after normalization, would be 1
 - → Non-ideal bins would have a normalized value greater or smaller than 1




DNL from Histogram

- 4- Subtract '1' from the normalized code count
- 5- Result \rightarrow DNL ($\pm 0.4\text{LSB}$ in this case)





DNL and INL from Histogram

- ❑ DNL histogram \rightarrow used to reconstruct the exact converter characteristic (having measured only the histogram)
- ❑ Width of all codes derived from measured DNL (Code width = $\text{DNL} + 1\text{LSB}$)
- ❑ INL \rightarrow (deviation from a straight line through the end points) is found



DNL and INL from Histogram






Measuring DNL

- ❑ Ramp speed is adjusted to provide large number of output/code - e.g. an average of 100 outputs of each ADC code (for 1/100 LSB resolution)
- ❑ Ramp test can be quite slow for high resolution ADCs
- ❑ Example: 16bit ADC & 100 conversions/code @ 100kHz sampling rate:


$$\frac{(2^{16} \text{ or } 65,536 \text{ codes})(100 \text{ conversions/code})}{100,000 \text{ conversions/sec}} = \underline{65.6 \text{ sec}}$$

Histogram Testing: Sinusoidal Input

- ❑ Ramp signal generators linear to only 8 to 10 bits & thus only good for testing ADCs < 10 bit res
 - → Need to find input signal with better purity for testing higher res. ADCs
- ❑ Solution: Use sinusoidal test signal (may need to filter out harmonics)
 - Problem: Ideal ADC histogram not flat but has “bath-tub shape”



ADC Histogram Test Using Sinusoidal Signals



DNL/INL Extraction Matlab Program

```
function [dnl,inl] = dnl_inl_sin(y);
%DNL_INL_SIN
% dnl and inl ADC output
% input y contains the ADC output
% vector obtained from quantizing a
% sinusoid

% Boris Murmann, Aug 2002
% Bernhard Boser, Sept 2002

% histogram boundaries
minbin=min(y);
maxbin=max(y);

% histogram
h = hist(y, minbin:maxbin);

% cumulative histogram
ch = cumsum(h);

% transition levels found by:
T = -cos(pi*ch/sum(h));


% linearized histogram
hlin = T(2:end) - T(1:end-1);

% truncate at least first and last
% bin, more if input did not clip ADC
trunc=2;
hlin_trunc = hlin(1+trunc:end-trunc);

% calculate lsb size and dnl
lsb= sum(hlin_trunc) / (length(hlin_trunc));
dnl= [0 hlin_trunc/lsb-1];
misscodes = length(find(dnl<-0.99));


% calculate inl
inl= cumsum(dnl);
```

Example Sinusoid Histogram




Histogram Testing Limitations

- ❑ The histogram (as any ADC test, of course) characterizes one particular converter. Test many devices to get valid statistics.
- ❑ Histogram testing assumes monotonicity
E.g. “code flips” will not be detected.




- ❑ Dynamic sparkle codes produce only minor DNL/INL errors E.g. 123, 123, ..., 123, 0, 124, 124, ... → look at ADC output to detect
- ❑ Noise not detected & averaged out E.g. 9, 9, 9, 10, 9, 9, 9, 10, 9, 10, 10, 10, ...
 - Ref: B. Ginetti and P. Jespers, “Reliability of Code Density Test for High Resolution ADCs,” Electron. Lett., vol. 27, pp. 2231-3, Nov. 1991.



Why Additional Tests/Metrics?


- ❑ Static testing does not tell the full story
 - E.g. no info about "noise" or high frequency effects
- ❑ Frequency dependence (f_s and f_{in}) ?
 - In principle we can vary f_s and f_{in} when performing histogram tests
 - Result of such sweeps is usually not very useful
 - Hard to separate error sources, ambiguity
 - Typically we use $f_s = f_{sNOM}$ and $f_{in} \ll f_s/2$ for histogram tests (Static metrics)
- ❑ For additional info regarding higher frequency operation → Spectral testing

DAC Spectral Test or Simulation




- ❑ Input sinusoid → Needs to have significantly better purity compared to DAC linearity
- ❑ Spectrum analyzer needs to have better linearity than DUT
- ❑ Typically, test performed at several different input signal frequencies

Typical DAC Output Spectrum




[Hendriks, "Specifying Communications DACs, IEEE Spectrum, July 1997]

Direct ADC Spectral Test via DAC




- ❑ Need DAC with much better performance compared to ADC under test
- ❑ Beware of DAC output $\sin x/x$ frequency shaping (from zero-order hold)
- ❑ Good way to "get started"...

Direct ADC-DAC Test




- ❑ Issues to beware of:
 - Linearity of the signal generator output has to be much better than ADC linearity
 - Spectrum analyzer nonlinearities
 - → May need to build/purchase filters to address one or both above problems
 - Clock generator signal jitter


Filtering ADC Input Signal



ADC Spectral Test via Data Acquisition System



Analyzing ADC Outputs via DFT



- ❑ Sinusoidal waveform has all its power at one single frequency
- ❑ An ideal, infinite resolution ADC would preserve ideal, single tone spectrum
- ❑ DFT (Discrete Fourier Transform) used as a vehicle to reveal ADC deviations from ideality




DFT Properties


- DFT of N samples spaced $T_s = 1/f_s$ seconds:
 - N frequency bins from DC to f_s
 - Num of bins $\rightarrow N$ & each bin has width $= f_s/N$
 - Bin # m represents frequencies at $m * f_s/N$ [Hz]
- DFT frequency resolution:
 - Proportional to f_s/N in [Hz/bin]
 - DFT with $N = 2^k$ (k is an integer) can be found using computationally efficient FFT:
 - FFT \rightarrow Fast Fourier Transform

Matlab Example: Normalized DFT

```
fs = 1e6;  
fx = 50e3;  
Afs = 1;  
N = 100;  
  
% time vector  
t = linspace(0, (N-1)/fs, N);  
% input signal  
y = Afs * cos(2*pi*fx*t);  
% spectrum  
s = 20 * log10(abs(dft(y)/N/Afs*2));  
% drop redundant half  
s = s(1:N/2);  
% frequency vector (normalized to fs)  
f = (0:length(s)-1) / N;
```



DFT Noise




Even though the input signal is a pure sinusoidal waveform note that the DFT results does not look like the spectrum of a sinusoid ...

Seems that the signal is distributed among several bins




DFT Periodicity

- The DFT implicitly assumes that time sample blocks repeat every N samples





DFT Periodicity

- ❑ The DFT implicitly assumes that time sample blocks repeat every N samples
- ❑ With a non-integer number of signal periods within the observation window, the input yields significant amplitude/phase discontinuity at the block boundary
- ❑ This energy spreads into other frequency bins as “spectral leakage”
- ❑ Spectral leakage can be eliminated by either
 - 1. Choice of integer number of sinusoids in each block
 - 2. Windowing





Frequency Spectrum

Integer # of Cycles versus Non-Integer # of Cycles



Choice of Number of Cycles & Samples

- To overcome frequency spectrum leakage problem:
 - Number of Cycles \rightarrow integer
 - $N/\text{cycles} = f_s/f_x \rightarrow$ non-integer (choose prime # of cycles) otherwise quant. Noise \rightarrow periodic and non-random
 - Preferable to have N : \rightarrow power of 2 (FFT instead of DFT)



Example: Integer Number of Cycles


```
fs = 1e6;
% Number of cycles in test
cycles = 67;

%Make N/cycles non-
integer!
accomplished by choosing
cycles → prime #

%N=power of 2 speeds up
analysis

N = 2^10;


%signal frequency
fx = fs*cycles/N
y = Afs * cos(2*pi*fx*t);
s = 20 * log10(abs(fft(y)/N/Afs*2));
```



Notice: Range of test signals limited to $[(cycles) \times f_s / N]$


Example: Integer Number of Cycles

- Fundamental falls into a single DFT bin
- Noise (this example numerical quantization noise) occupies all other bins
- “integer number of cycles” constrains signal frequency f_x



Example: Integer Number of Cycles

- Fundamental falls into a single DFT bin
- Noise (this example numerical quantization noise) occupies all other bins
- “integer number of cycles” constrains signal frequency f_x
- Alternative: windowing →






Windowing

- ❑ Spectral leakage can be attenuated by “windowing” time samples prior to the DFT
 - Windows taper smoothly down to zero at the beginning and the end of the observation window
 - Time samples are multiplied by window coefficients on a sample-by-sample basis → Convolution in frequency domain
- ❑ Large number choices of various windows
 - Tradeoff: attenuation versus fundamental signal spreading to number of adjacent bins
- ❑ Window examples: Nuttall versus Hann



Example: Nuttall Window



- ❑ Time samples are multiplied by window coefficients on a sample-by-sample basis
- ❑ Multiplication in the time domain \rightarrow convolution in the frequency domain


Windowed Data

- ❑ Signal before windowing
- ❑ Time samples are multiplied by window coefficients on a sample-by-sample basis
- ❑ Signal after windowing
 - Windowing removes the discontinuity at block boundaries




DFT of Windowed Signal

- Windowing results in $\sim 100\text{dB}$ attenuation of sidelobes
- Signal energy “smeared” over several (approximately 10) bins



Nuttall vs. Hann



Matlab code:

```
N=64;
```

```
wvtool(nuttallwin(N),hann(N));
```



Integer Cycles Vs. Windowing

- ❑ Integer number of cycles
 - Signal energy for a single sinusoid Springs into single DFT bin
 - Requires careful choice of f_x
 - **Ideal for simulations**
 - Measurements \rightarrow need to lock f_x to f_s (PLL)- not always possible
- ❑ Windowing
 - No restrictions on $f_x \rightarrow$ no need to have the signal locked to $f_s \rightarrow$ Good for measurements w/o having the capability to lock f_x to f_s or cases where input is not periodic
 - Signal energy and its harmonics distributed over several DFT bins – handle smeared-out harmonics with care!
 - Requires more samples for a given accuracy



Example: ADC Spectral Testing


- ❑ ADC with $B=10$ bits
- ❑ Full scale input level = $2V$

```
B = 10;  
delta = 2/2^B;  
%sampled sinusoid, N Samples  
y = cos(2*pi*fx/fs*[0:N-1]);  
%quantize samples to delta=1LSB  
y=round(y/delta)*delta;  
s = abs(fft(y/N*2));  
f = (0:length(s)-1)/N;
```


ADC Output Spectrum

- Input signal bin:
 - B_x @ bin # $(N * f_x / f_s + 1)$
(Matlab arrays start at 1)
 - $A_{\text{signal}} = 0\text{dBFS}$
 - What is the SNR?

Note this case only has quantization noise




ADC Output Spectrum

- ❑ Noise bins: all except signal bin


```
bx = N*fx/fs + 1;  
As = 20*log10(s(bx))  
%set signal bin to 0  
s(bx) = 0;  
An = 10*log10(sum(s.^2))  
SNR = As - An
```

- ❑ Matlab \rightarrow SNR = 62dB (10 bits)
- ❑ Computed SQNR =
 $6.02 \times N + 1.76 \text{dB} = 61.96 \text{dB}$



Why is Noise Floor Not @ -62dB?

- ❑ DFT bins act like an analog spectrum analyzer with bandwidth per bin of f_s/N
- ❑ Assuming noise is uniformly distributed, noise per bin:
 - (Total noise)/(N/2)
- ❑ → The DFT noise floor wrt total noise:
 - $-10\log_{10}(N/2)$ [dB] below the actual noise floor
- ❑ For N=2048:
 - $-10\log_{10}(N/2) = -30$ [dB]






DFT Plot Annotation

- Need to annotate DFT plot such that actual noise floor can be readily computed by one of these 3 ways:
 - 1. Specify how many DFT points (N) are used
 - 2. Shift DFT noise floor by $10\log_{10}(N/2)$ [dB]
 - 3. Normalize to "noise power in 1Hz bandwidth" then noise is in the form of power spectral density


Example: 10Bit ADC FFT

- ❑ For a real 10bit ADC spectral test results:
- ❑ SNR=55.9dB
- ❑ A 3rd harmonic is barely visible
- ❑ Is better view of distortion component possible?




Example: 10Bit ADC FFT

- Increasing N , the number of samples (at the cost of measurement or simulation time) distributes the noise over larger # of bins
- Larger # of bins \rightarrow less noise power per bin (total noise stays constant)
- Note the 3rd harmonic is clearly visible when N is increased



Spectral Performance Metrics


- ❑ Signal S
 - ❑ DC
 - ❑ Distortion D
 - ❑ Noise N
-
- ❑ Ideal ADC adds:
 - Quantization noise
 - ❑ Real ADC typically adds:
 - Thermal and flicker noise
 - Harmonic distortion associated with circuit nonlinearities



Spectral Performance Metrics


- ❑ Signal S
- ❑ DC
- ❑ Distortion D
- ❑ Noise N

- ❑ Signal-to-noise ratio
 - $SNR = 10\log[(\text{Signal Power}) / (\text{Noise Power})]$
- ❑ In Matlab: Noise power includes power associated with all bins except:
 - DC
 - Signal
 - Signal harmonics




ADC Spectral Performance Metrics

- SDR & SNDR & SFDR
 - SDR \rightarrow Signal-to-distortion ratio
 - $10\log[(\text{Signal Power})/(\text{Total Distortion Power})]$
 - SNDR \rightarrow Signal-to-(noise+distortion)
 - $10\log[S/(N+D)]$
 - SFDR \rightarrow Spurious-free dynamic range
 - $10\log[(\text{Signal})/(\text{Largest Harmonic})]$




Relationship INL & SFDR/SNDR

ADC Transfer Curve



Quadratic shaped transfer function:
→ Gives rise to **even** order harmonics




Cubic shaped transfer function:
→ Gives rise to **odd** order harmonics



Relationship INL & SFDR/SNDR

- ❑ Nature of harmonics depend on "shape" of INL curve
- ❑ Rule of Thumb: $SFDR \approx 20\log(2^B/INL)$
 - E.g. 1LSB INL, 10b \rightarrow SFDR \approx 60dB
- ❑ Beware, this is of course only true under the same conditions at which the INL was taken, i.e. typically low input signal frequency

SNR Degradation due to DNL



- ❑ Uniform quantization error pdf was assumed for ideal quantizer over the range of: $\pm \Delta/2$
- ❑ Let's now add uniform DNL over $\pm \Delta/2$ and repeat math...
 - Joint pdf for two uniform pdfs \rightarrow Triangular shape

SNR Degradation due to DNL

- To find total noise \rightarrow Integrate triangular pdf:

$$\overline{e^2} = 2 \int_0^{+\Delta} (1-e) \frac{e^2}{\Delta} de = \frac{\Delta^2}{6} \quad \Rightarrow SNR = 6.02 \cdot N - 1.25 \text{ [dB]}$$

- Compare to ideal quantizer:

$$\overline{e^2} = \int_{-\Delta/2}^{+\Delta/2} \frac{e^2}{\Delta} de = \frac{\Delta^2}{12} \quad \Rightarrow SNR = 6.02 \cdot N + 1.76 \text{ [dB]}$$

3dB

\rightarrow Error associated with DNL reduces overall SNR

SNR Degradation due to DNL

- More general case:
 - Uniform quantization error (ideal) $\pm 0.5\Delta$
 - Uniform DNL error $\pm \text{DNL}$ [LSB]
 - Convolution yields trapezoid shaped joint pdf
 - SQNR becomes:


$$SQNR = \frac{\frac{1}{2} \left(\frac{2^N \Delta}{2} \right)^2}{\frac{\Delta^2}{12} + \frac{DNL^2}{3}}$$

SNR Degradation due to DNL

- Degradation in dB:

$$SQNR_deg = 10 \log_{10}(1 + 4DNL^2)$$

← Valid only for cases where no missing codes



Summary

INL & SFDR

- Type of distortion depends on "shape" of INL
- Rule of Thumb:

$$SFDR \cong 20 \log(2^B/INL)$$

- E.g. 1LSB INL, 10b
→ SFDR \cong 60dB

DNL & SNR

Assumptions:

- DNL pdf \rightarrow uniform
- No missing codes

$$SQNR = \frac{\frac{1}{2} \left(\frac{2^N \Delta}{2} \right)^2}{\frac{\Delta^2}{12} + \frac{DNL^2}{3}}$$

Effective Number of Bits (ENOB)

- ❑ Is a 12-Bit converter with 68dB SNDR really a 12-Bit converter?
- ❑ Effective Number of Bits (ENOB) → # of bit of an ideal ADC with the same SQNR as the SNDR of the nonideal ADC

$$ENOB = \frac{SNDR - 1.76dB}{6.02dB}$$

$$= \frac{68 - 1.76}{6.02} = 11.0\text{Bits}$$


- ❑ → Above ADC is a 12bit ADC with ENOB=11bits



ENOB

- ❑ At best, we get "ideal" ENOB only for negligible thermal noise, DNL, INL
- ❑ Low noise design is costly \rightarrow 4x penalty in power per (ENOB-) bit or 6dB extra SNDR
- ❑ Rule of thumb for good performance/power tradeoff: $\text{ENOB} < N-1$

ENOB Survey




R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE J. on Selected Areas in Communications*, pp. 539-50, April 1999



Admin

- ❑ Proj 3
 - Design Pipeline ADC
 - Start with single stage
 - 1 or 1.5 bit per stage is recommended
 - Think about Sub-blocks
 - Sub ADC (comparator)
 - MDAC
 - Sub DAC and gain element combine with switched cap circuit
 - S/H
 - Periphery circuitry
 - Non-overlapping clocks
 - Shift registers
 - HA/FA for bit combining
 - Only if redundancy (optional)
 - Big part is characterization of performance
 - FOM



Admin (con't)

- ❑ Should aim to have single stage working by Sunday night
 - Working = converts bits and calculates residual correctly

- ❑ Useful Ed Posts (under Project 3 tag)
 - (#135) Python code for residual calculations
 - (#136) HW 4 partial solutions for metric reporting
 - Sample matlab code
 - (#137) How to get simulation data from Canvas for importing into Matlab, Excel, etc.
 - **Don't just take these blindly. Edit to suit your own needs!**

Opamp-less Boot Strapped S/H

